Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2024-08 (Vol.24 No.04)
  4. 10.5573/JSTS.2024.24.4.365
XML PDF INFO REF

References

1 
R. R. Schaller, "Moore's law: past, present and future," IEEE Spectrum, Vol. 34, No. 6, pp. 52-59, Jun., 1997.DOI
2 
A. Khakifirooz and D. A. Antoniadis, "MOSFET Performance Scaling—Part II: Future Directions," Electron Devices, IEEE Transactions on, Vol. 55, No. 6, pp. 1401-1408, Jun., 2008.DOI
3 
Vadthiya Narendar, R.A. Mishra, "Analytical modeling and simulation of multigate FinFET devices and the impact of high-k dielectrics on short channel effects (SCEs) ," Superlattices and Microstructures, Vol. 85, pp. 357-369, Sep., 2015.DOI
4 
A. Kumar and S. S. Singh, "Optimizing FinFET parameters for minimizing short channel effects," Communication and Signal Processing, 2016, ICCSP 2016, 2016 IEEE International Conference on, 6-8,1448-1451, Apr., 2016.DOI
5 
A. Gill, C. Madhu and P. Kaur, "Investigation of short channel effects in Bulk MOSFET and SOI FinFET at 20nm node technology," Annual IEEE India Conference, 2015, INDICON 2015, 17-20,1-4, Dec., 2015.DOI
6 
V. A. Chhabria and S. S. Sapatnekar, "Impact of Self-heating on Performance and Reliability in FinFET and GAAFET Designs," Quality Electronic Design, ISQED 2019, 20th International Symposium on, 6-7, pp. 235-240, Mar., 2019.DOI
7 
S. E. Liu et al., "Self-heating effect in FinFETs and its impact on devices reliability characterization," IEEE International Reliability, 2014, Physics Symposium, 1-5, pp. 4A.4.1-4A.4.4, Jun., 2014.DOI
8 
A.K. Goel, T.H. Tan, “High-temperature and self-heating effects in fully depleted SOI MOSFETs,” Microelectronics Journal, Vol. 37, No. 9, pp. 963-975, Sep., 2006.DOI
9 
J. Jeon, H. -S. Jhon and M. Kang, "Investigation of Electrothermal Behaviors of 5-nm Bulk FinFET," Electron Devices, IEEE Transactions on, Vol. 64, No. 12, pp. 5284-5287, Dec., 2017.DOI
10 
T. Takahashi, T. Matsuki, T. Shinada, Y. Inoue and K. Uchida, "Direct Evaluation of Self-Heating Effects in Bulk and Ultra-Thin BOX SOI MOSFETs Using Four-Terminal Gate Resistance Technique," Electron Devices Society, IEEE Journal of, Vol. 4, No. 5, pp. 365-373, Sep., 2016.DOI
11 
N. Sano, M. Tomizawa and A. Yoshii, "Temperature dependence of hot carrier effects in short-channel Si-MOSFETs," Electron Devices, IEEE Transactions on, Vol. 42, No. 12, pp. 2211-2216, Dec. 1995.DOI
12 
B. K. Liew, N. W. Cheung and C. Hu, "Effects of self-heating on integrated circuit metallization lifetimes," Electron Devices Meeting, International Technical Digest on, pp. 323-326, 1989.DOI
13 
Dieter K. Schroder, Jeff A. Babcock, “Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing,” J. Appl. Phys, Vol. 94, No. 1, pp. 1–18, Jul, 2003.DOI
14 
L. T. Su, J. E. Chung, D. A. Antoniadis, K. E. Goodson and M. I. Flik, "Measurement and modeling of self-heating in SOI nMOSFET's," Electron Devices, IEEE Transactions on, Vol. 41, No. 1, pp. 69-75, Jan., 1994.DOI
15 
Y. Zhao and Y. Qu, "Impact of Self-Heating Effect on Transistor Characterization and Reliability Issues in Sub-10 nm Technology Nodes," Electron Devices Society, IEEE Journal of, Vol. 7, pp. 829-836, Apr., 2019.DOI
16 
D. Jang et al., "Self-heating on bulk FinFET from 14nm down to 7nm node," IEEE International Electron Devices Meeting, 2015, IEDM 2015, 7-9, pp. 11.6.1-11.6.4, Dec,. 2015.DOI
17 
C. Prasad, S. Ramey and L. Jiang, "Self-heating in advanced CMOS technologies," IEEE International Reliability Physics Symposium, 2017, IRPS 2017, 2-6, pp. 6A-4.1-6A-4.7, Apr., 2017.DOI
18 
C. Fiegna, Y. Yang, E. Sangiorgi and A. G. O'Neill, "Analysis of Self-Heating Effects in Ultrathin-Body SOI MOSFETs by Device Simulation," Electron Devices, IEEE Transactions on, Vol. 55, No. 1, pp. 233-244, Jan., 2008.DOI
19 
K. -L. Lee, R. -Y. He, H. -W. Huang, C. -C. Yeh, I. -H. Li and O. Cheng, "A study of fin width effect on the performance of FinFET," Physical and Failure Analysis of Integrated Circuits, 2015 IEEE 22nd International Symposium on, 29 June-2 July, pp. 503-504, 2015.DOI
20 
A. Dixit, A. Kottantharayil, N. Collaert, M. Goodwin, M. Jurczak and K. De Meyer, "Analysis of the parasitic S/D resistance in multiple-gate FETs," Electron Devices, IEEE Transactions on, Vol. 52, No. 6, pp. 1132-1140, Jun., 2005.DOI
21 
Boukortt, N. et al., “Effects of varying the fin width, fin height, gate dielectric material, and gate length on the DC and RF performance of a 14-nm SOI FinFET structure,” Electronics, Vol. 11, No. 1, p. 91, Dec., 2021.DOI
22 
C. -L. Lin et al., "Effects of Fin Width on Device Performance and Reliability of Double-Gate n-Type FinFETs," Electron Devices, IEEE Transactions on, Vol. 60, No. 11, pp. 3639-3644, Nov., 2013.DOI
23 
Garg S, Gupta TK. FDSTDL: Low-power technique for FinFET domino circuits.” Int J Circ Theor Appl., Vol. 47, No. 6, pp. 917-940, 2019.DOI
24 
U. S. Kumar and V. R. Rao, "A Thermal-Aware Device Design Considerations for Nanoscale SOI and Bulk FinFETs," Electron Devices, IEEE Transactions on, Vol. 63, No. 1, pp. 280-287, Jan., 2016.DOI
25 
TCAD Sentaurus Manual.URL
26 
S. Natarajan et al., "A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 µm2 SRAM cell size," 2014 IEEE International Electron Devices Meeting, 15-17, pp. 3.7.1-3.7.3, Dec., 2014DOI
27 
T. Takahashi, T. Matsuki, T. Shinada, Y. Inoue and K. Uchida, "Comparison of self-heating effect (SHE) in short-channel bulk and ultra-thin BOX SOI MOSFETs: Impacts of doped well, ambient temperature, and SOI/BOX thicknesses on SHE," 2013 IEEE International Electron Devices Meeting, 9-11, pp. 7.4.1-7.4.4, Dec., 2013.DOI
28 
J. Sun, X. Li, Y. Sun and Y. Shi, "Impact of Geometry, Doping, Temperature, and Boundary Conductivity on Thermal Characteristics of 14-nm Bulk and SOI FinFETs," Device and Materials Reliability, IEEE Transactions on, Vol. 20, No. 1, pp. 119-127, Mar., 2020.DOI
29 
Maity, N.P., Maity, R., Maity, S. et al. “Comparative analysis of the quantum FinFET and trigate FinFET based on modeling and simulation,” Journal of Computational Electronics, Vol. 18, pp. 492-499, Jan., 2019.DOI
30 
X. He et al., "Impact of aggressive fin width scaling on FinFET device characteristics," IEEE International Electron Devices Meeting, 2017, IEDM 2017, 2-6, pp. 20.2.1-20.2.4, Dec., 2017.DOI