S. Kiran, S. Cai, Y. Luo, S. Hoyos and S. Palermo, "A 52-Gb/s ADC-Based PAM-4 Receiver With Comparator-Assisted 2-bit/Stage SAR ADC and Partially Unrolled DFE in 65-nm CMOS," in IEEE J. of Solid-State Circuits, vol. 54, no. 3, pp. 659-671, Mar. 2019.

Y. Frans, J. Shin, P. Upadhyaya, J. Im, V. Kireev, M. Elzeftawi, H. Hedayati, T. Pham, S. Asuncion, C. Borrelli, G. Zhang, H. Zhang, K. Chang, "A 56-Gb/s PAM4 Wireline Transceiver Using a 32-Way Time-Interleaved SAR ADC in 16-nm FinFET," in IEEE J. of Solid-State Circuits, vol. 52, no. 4, pp. 1101-1110, Apr. 2017.

C. -H. Chan, Y. Zhu, W. -H. Zhang, S. -P. U and R. P. Martins, "A Two-Way Interleaved 7-b 2.4-GS/s 1-Then-2 b/Cycle SAR ADC With Background Offset Calibration," in IEEE J. of Solid-State Circuits, vol. 53, no. 3, pp. 850-860, Mar. 2018.

B. -R. -S. Sung, D. -S. Jo, I. -H. Jang, D. -S. Lee, Y. -S. You, Y. -H. Lee, H. -J. Park, S. -T. Ryu, "26.4 A 21fJ/conv-step 9 ENOB 1.6GS/S 2× time-interleaved FATI SAR ADC with background offset and timing-skew calibration in 45nm CMOS," Dig. Tech. Pap. – IEEE Int. Solid-State Circuits Conf (ISSCC), pp. 1-3, Feb. 2015.

L. Chen, K. Ragab, X. Tang, J. Song, A. Sanyal and N. Sun, "A 0.95-mW 6-b 700-MS/s Single-Channel Loop-Unrolled SAR ADC in 40-nm CMOS," in IEEE Trans Circuits and Syst. II, vol. 64, no. 3, pp. 244-248, Mar. 2017.

E. Lee, C. Pyo, S. Lee and J. Han, "A 1.5-GS/s 6-bit Single-Channel Loop-Unrolled SAR ADC With Speculative CDAC Switching Control Technique in 28-nm CMOS," in IEEE Trans. Circuits and Syst. I, vol. 69, no. 10, pp. 3954-3964, Oct. 2022.

D. Schinkel, E. Mensink, E. Klumperink, E. van Tuijl and B. Nauta, "A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time," Dig. Tech. Pap. – IEEE Int. Solid-State Circuits Conf (ISSCC). pp. 314-605, Feb. 2007.

B. Razavi, “The StrongARM Latch [A Circuit for All Seasons],” IEEE Solid-State Circuits Mag., vol. 7, no. 2, pp. 12-17, Mar. 2015.

P. M. Figueiredo and J. C. Vital, "Kickback noise reduction techniques for CMOS latched comparators," in IEEE Tran. Circuits and Syst. II, vol. 53, no. 7, pp. 541-545, Jul. 2006.

B. P. Ginsburg and A. P. Chandrakasan, "An energy-efficient charge recycling approach for a SAR converter with capacitive DAC," Proc. Int. Symp. Circuits and Syst., vol. 1, pp. 184-187, May 2005.

A. Akkaya, F. Celik and Y. Leblebici, "An 8-Bit 800 MS/s Loop-Unrolled SAR ADC With Common-Mode Adaptive Background Offset Calibration in 28 nm FDSOI," in IEEE Trans. Circuits Syst. I, vol. 68, no. 7, pp. 2766-2774, Jul. 2021.