Mobile QR Code QR CODE


J. Wang, W. Chen, L. Wang et al., “Data secure storage mechanism of sensor networks based on blockchain,” Computers, Materials & Continua, vol. 65, no. 3, pp. 2365-2384, 2020.URL
J. Wang, Y. Gao, C. Zhou et al., “Optimal coverage multi-path scheduling scheme with multiple mobile sinks for wsns,” Computers, Materials & Continua, vol. 62, no. 2, pp. 695-711, 2020.DOI
J. Wang, Y. Gao, W. Liu, W. Wu and S. J. Lim, “An asynchronous clustering and mobile data gathering schema based on timer mechanism in wireless sensor networks,” Computers, Materials & Continua, vol. 58, no. 3, pp. 711-725, 2019.URL
J. Wang, Y. Yang, T. Wang et al., “Big data service architecture: a survey,” Journal of Internet Technology, vol. 21, no. 2, pp. 393-405, 2020.URL
J. Wang, Y. Yang, J. Zhang, X. Yu, O. Alfarraj et al., “A data-aware remote procedure call method for big data systems,” Computer Systems Science and Engineering, vol. 35, no. 6, pp. 523-532, 2020.URL
B. Yin and X. Wei, “Communication-Efficient data aggregation tree construction for complex queries in IoT applications,” IEEE Internet of Things Journal, vol. 6, no. 2, pp. 3352-3363, 2019.DOI
J. Zhang and G. Qu, “Physical Unclonable Function-Based Key Sharing via Machine Learning for IoT Security,” in IEEE Transactions on Industrial Electronics, vol. 67, no. 8, pp. 7025-7033, Aug. 2020.DOI
F. Yu, L. Liu, L. Xiao, K. Li and S. Cai, “A robust and fixed-time zeroing neural dynamics for computing time-variant nonlinear equation using a novel nonlinear activation function,” Neuro-computing, vol. 350, pp. 108-116, 2019.DOI
F. Yu, L. Gao, L. Liu, S. Qian, S. Cai et al., “A 1V, 0.53ns, 59μW current comparator using standard 0.18μm CMOS technology,” Wireless Personal Communications, vol. 111, pp. 843-851, 2020.DOI
W. Z. Wang, Y. Chen, S. Cai and Y. Peng, “Preventing scan-based side-channel attacks by scan obfuscating with a configurable shift register,” Security and Communication Networks, vol. 2021, no. 5222670, pp. 1-9, 2021.DOI
Shuo Cai, Yan Wen, Caicai Xie et al., “Low-power and high-speed SRAM cells for double-node-upset recovery,” Integration, Vol. 91, pp. 1-9, 2023.DOI
Y. Atobe, Y. Shi, M. Yanagisawa, and N. Togawa, “Dynamically changeable secure scan architecture against scan-based side channel attack,” in Proc. Int. SoC Design Conf. (ISOCC), Nov. 2012, pp. 155-158.DOI
D. Hely, M. Flottes, F. Bancel et al., “Scan design and secure chip,” in Proc. Int. Line Test. Symp. (IOLTS), 2004, pp. 219-224.URL
J. Lee, M. Tehranipoor, C. Patel, and J. Plusquellic, “Securing designs against scan-based side-channel attacks,” IEEE Trans. Dependable Secure Comput., vol. 4, no. 4, pp. 325-336, Oct. 2007.DOI
Y. Atobe, Y. Shi, M. Yanagisawa et al., “Secure scan design with dynamically configurable connection,” in Proc. IEEE 19th Pacific Rim Int. Symp. Dependable Comput., Dec. 2013, pp. 256-262.DOI
A. Cui, Y . Luo, H. Li, and G. Qu, “Why current secure scan designs fail and how to fix them?” Integration, vol. 56, pp. 105-114, Jan. 2017.DOI
R. Nara, K. Satoh, M. Yanagisawa et al., “Scan-based side-channel attack against RSA cryptosystems using scan signatures,” IEICE Trans. Fundam. Electron., Commun. Comput. Sci., vol. E93A, no. 12, pp. 2481-2489, 2010.DOI
M. Inoue, T. Y oneda, M. Hasegawa et al., “Partial scan approach for secret information protection,” in Proc. 14th IEEE Eur . Test Symp., May 2009, pp. 143-148.DOI
X. Chen, Z. Lu, G. Qu, and A. Cui, “Partial scan design against scan-based side channel attacks,” in Proc. 17th IEEE Int. Conf. Trust, Secur . Privacy Comput. Commun., Aug. 2018, pp. 1484-1489.DOI
B. Yang, K. Wu, and R. Karri, “Secure scan: A Design-for-Test architecture for crypto chips,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 25, no. 10, pp. 2287-2293, Oct. 2006.DOI
D. Hely, F. Bancel, M. L. Flottes et al., “Securing scan control in crypto chips,” Journal of Electronic Testing Theory & Applications, vol. 23, no. 5, pp. 457-464, 2007.DOI
J. Lee, M. Tebranipoor, and J. Plusquellic, “A low-cost solution for protecting IPs against scan-based side-channel attacks,” in Proc. IEEE VLSI Test Symp. (VTS), Oct. 2006, p. 6-pp.DOI
M. Da Silva, M. l. Flottes, G. Di Natale et al., “Scan chain encryption for the test, diagnosis and debug of secure circuits,” in 2017 22nd IEEE European Test Symposium, Limassol, Cyprus, pp. 1-6, 2017.DOI
A. Cui, C. H. Chang, W. Zhou and Y. Zheng, “A new PUF based lock and key solution for secure in-field testing of cryptographic chips,” IEEE Transactions on Emerging Topics in Computing, vol. 9, no. 2, pp. 1095-1105, 2021.DOI
J. Zhang, L. Ding, Z. Chen et al., “DA PUF: dual-state analog PUF,” in Proceedings of the 59th ACM/IEEE Design Automation Conference (DAC '22), New York, NY, USA, pp. 73-78, 2022.DOI
J. Shi, Y. Lu and J. Zhang, “Approximation Attacks on Strong PUFs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 10, pp. 2138-2151, Oct. 2020.DOI
J. Zhang, C. Shen, H. Su et al., “Voltage over-scaling-based lightweight authentication for IoT security,” IEEE Transactions on Computers, vol.71, no. 2, pp. 323-336, 2021.DOI
Z. Chen, W. Lee, Q. Hong et al., “A Lightweight and Machine-Learning-Resistant PUF Using Obfuscation-Feedback-Shift-Register,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 11, pp. 4543-4547, 2022.DOI