Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2026-08 (Vol.26 No.04)
  4. 10.5573/JSTS.2026.26.4.283
XML PDF INFO REF

REFERENCES

1 
J. Wang, H. Chung, and R. Li, “Characterization and experimental assessment of the effects of parasitic elements on the MOSFET switching performance”, IEEE Transactions on Power Electronics, vol. 28, no. 1, pp. 573-590, 2012.DOI
2 
Y. Xiong, S. Sun, H. Jia, P. Shea, and Z. Shen, “New physical insights on power MOSFET switching losses”, IEEE Transactions on Power Electronics, vol. 24, no. 2, pp. 525-531, 2009.DOI
3 
A. Akturk, N. Goldsman, and G. Metze, “Increased CMOS inverter switching speed with asymmetrical doping”, Solid-State Electronics, vol. 47, no. 2, pp. 185-192, 2003.DOI
4 
V. M. Srivastava, K. S. Yadav, and G. Singh, “Design and performance analysis of double-gate MOSFET over single-gate MOSFET for RF switch”, Microelectronics Journal, vol. 42, no. 3, pp. 527-534, 2011.DOI
5 
X. Huo, C. Liao, M. Zhang, H. Jiao, and S. Zhang, “A pixel circuit with wide data voltage range for OLEDoS microdisplays with high uniformity”, IEEE Transactions on Electron Devices, vol. 66, no. 11, pp. 4798-4804, 2019.DOI
6 
R. Vrtovec, and J. Trontelj, “SiC MOSFETs in automotive motor drive applications and integrated driver circuit”, Proc. of International Conference on Microelectronics Proceedings (MIEL), 2014.DOI
7 
N. G. Akuri, D. N. Jatoth, S. Kumar, H. Song, and A. Kar, “An ultra-low noise, highly compact implantable 28 nm CMOS neural recording amplifier”, Journal of Semiconductor Technology and Science, vol. 24, no. 3, pp. 270-283, 2024.DOI
8 
Z. Zhang, J. Fu, Y.-F. Liu, and P. C. Sen, “Discontinuous-current-source drivers for high-frequency power MOSFETs”, IEEE Transactions on Power Electronics, vol. 25, no. 7, pp. 1863-1876, 2010.DOI
9 
C.-T. Yeh, and M.-D. Ker, “PMOS-based power-rail ESD clamp circuit with adjustable holding voltage controlled by ESD detection circuit”, Microelectronics Reliability, vol. 53, no. 2, pp. 208-214, 2013.DOI
10 
J. Kim, C. Lee, J. Yoo, and C. Park, “Antiphase method of the CMOS power amplifier using PMOS driver stage to enhance linearity”, Electronics, vol. 9, no. 1, 2020.DOI
11 
T. Zekorn, F. Schimkat, E. Wehr, K. Vohl, L. Weihs, and R. Wunderlich, “An accurate high-voltage supply-referred low-impedance on-chip reference voltage for optimized driving of high-side PMOS transitors”, Proc. of 2024 19th Conference on Ph.D Research in Microelectronics and Electronics (PRIME), 2024.DOI
12 
Z. Zhou, J. Rong, J. Cao, D. Li, B. Zhang, and Y. Shi, “A fully integrated floating gate driver with adaptive gate drive technique for high-voltage applications”, Proc. of International Midwest Symposium on Circuits and Systems (MWSCAS), 2018.DOI
13 
O. Jović, C. Maier, and A. Barić, “High-voltage PMOS transistor model for prediction of susceptibility to conducted interference”, IEEE Transactions on Electromagnetic Compatibility, vol. 53, no. 1, pp. 53-62, 2011.DOI
14 
A. Abuelnasr, M. Amer, M. Ali, A. Hassan, B. Gosselin, and A. Ragab, “Delay mismatch insensitive dead time generator for high-voltage switched-mode power amplifiers”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 70, no. 4, pp. 1555-1565, 2023.DOI
15 
S. Sugahara, K. Yamada, M. Edo, T. Sato, and K. Yamasawa, “90% high efficiency and 100-W/cm$^3$ high power density integrated DC-DC converter for cellular phones”, IEEE Transactions on Power Electronics, vol. 28, no. 4, pp. 1994-2004, 2013.DOI
16 
Y.-R. Zhao, X. Shi, H. Zhang, and X.-Y. Tan, “High-side PMOS driving half-bridge driver with a higher turn-off rate”, Proc. of International Conference on Circuits and Systems (ICCS), 2023.DOI
17 
H.-C. Chen, “A PMOS-driven H-bridge without dead time for industry applications”, Proc. of IEEE International Conference on Consumer Electronics-Taiwan (ICCE-TW), 2016.DOI
18 
Y. Ding, Y. Zhang, Y. Zhang, and G. Wei, “A 96% peak efficiency off-chip capacitor free dimmable hysteresis current control LED driver”, Proc. of IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA), 2011.DOI
19 
H. G. Li, X. Y. Guo, H. Y. Lu, X. Shao, D. Yang, and X. Wang, “Novel 4T1C pixel circuit for high image quality OLEDoS microdisplays”, Journal of the Society for Information Display, vol. 27, no. 9, pp. 529-535, 2019.DOI
20 
H. Kim, B.-C. Kwak, H.-S. Lim, and O.-K. Kwon, “Pixel circuit for organic light-emitting diode-on-silicon microdisplays using the source follower structure”, Japanese Journal of Applied Physics, vol. 49, no. 3, 2010.DOI
21 
J. Bae, and H. Nam, “Body-effect-free OLED-on-silicon pixel circuit based on capacitive division to extend data voltage range”, Electronics, vol. 10, no. 19, 2021.DOI
22 
K. Kimura, Y. Onoyama, T. Tanaka, N. Toyomura, and H. Kitagawa, “New pixel driving circuit using self-discharging compensation method for high-resolution OLED micro displays on a silicon backplane”, Journal of the Society for Information Display, vol. 25, no. 3, pp. 167-176, 2017.DOI
23 
X. Huo, C. Liao, M. Zhang, H. Jiao, and S. Zhang, “A pixel circuit with wide data voltage range for OLEDoS microdisplays with high uniformity”, IEEE Transactions on Electron Devices, vol. 66, no. 11, pp. 4798-4804, 2019.DOI
24 
G. B. Levy, W. Evans, J. Ebner, P. Farrell, M. Hufford, and B. H. Allison, “An 852 $\times$ 600 pixel OLED-on-silicon color microdisplay using CMOS subthreshold-voltage-scaling current drivers”, IEEE Journal of Solid-State Circuits, vol. 37, no. 12, pp. 1879-1889, 2002.DOI
25 
H. Ran, W. Xiaohui, W. Wenbo, D. Huan, and H. Zhengsheng, “Design of a 16 gray scales 320 $\times$ 240 pixels OLED-on-silicon driving circuit”, Journal of Semiconductors, vol. 30, no. 1, 2009.DOI
26 
S. Tam, P.-K. Ko, and C. Hu, “Lucky-electron model of channel hot-electron injection in MOSFETs”, IEEE Transactions on Electron Devices, vol. 31, no. 9, pp. 1116-1125, 1984.DOI
27 
K. Hess, L. F. Register, B. Tuttle, J. Lyding, and I. C. Kizilyalli, “Impact of nanostructure research on conventional solid-state electronics: The giant isotope effect in hydrogen desorption and CMOS lifetime”, Physica E: Low-dimensional Systems and Nanostructures, vol. 3, no. 1, pp. 1-7, 1998.DOI
28 
G. L. Rosa, and S. E. Rauch III, “Channel hot carrier effects in n-MOSFET devices of advanced submicron CMOS technologies”, Microelectronics Reliability, vol. 47, no. 4, pp. 552-558, 2007.DOI
29 
Y. M. Randriamihaja, V. Huard, X. Federspiel, A. Zaka, P. Palestri, D. Rideau, D. Roy, and A. Bravaix, “Microscopic scale characterization and modeling of transistor degradation under HC stress”, Microelectronics Reliability, vol. 52, no. 11, pp. 2513-2520, 2012.DOI
30 
S. Tyaginov, and T. Grasser, “Modeling of hot-carrier degradation: Physics and controversial issues”, Proc. of IEEE International Integrated Reliability Workshop Final Report, 2012.DOI
31 
E. Takeda, and N. Suzuki, “An empirical model for device degradation due to hot-carrier injection”, IEEE Electron Device Letters, vol. 4, no. 4, pp. 111-113, 1983.DOI
32 
C. Hu, S. Tam, F.-C. Hsu, P.-K. Ko, T.-Y. Chan, and K. W. Terrill, “Hot-electron-induced MOSFET degradation - model, monitor, and improvement”, IEEE Journal of Solid-State Circuits, vol. 20, no. 1, pp. 295-305, 1985.DOI
33 
J. J. Tzou, C. C. Yao, R. Cheung, and H. W. K. Chan, “Hot-carrier-induced degradation in p-channel LDD MOSFETs”, IEEE Electron Device Letters, vol. 7, no. 1, pp. 5-7, 1986.DOI
34 
B. S. Doyle, and K. R. Mistry, “A lifetime prediction method for hot-carrier degradation in surface-channel pMOS devices”, IEEE Transactions on Electron Devices, vol. 37, no. 5, pp. 1301-1307, 1990.DOI
35 
T.-C. Ong, P.-K. Ko, and C. Hu, “Hot-carrier current modeling and device degradation in surface-channel pMOSFETs”, IEEE Transactions on Electron Devices, vol. 37, no. 7, pp. 1658-1666, 1990.DOI
36 
T. Tsuchiya, Y. Okazaki, M. Miyake, and T. Kobayashi, “New hot-carrier degradation mode and lifetime prediction method in quarter-micrometer PMOSFET”, IEEE Transactions on Electron Devices, vol. 39, no. 2, pp. 404-408, 1992.DOI
37 
N. Koike, and K. Tatsuuma, “A drain avalanche hot carrier lifetime model for n- and p-channel MOSFETs”, IEEE Transactions on Device and Materials Reliability, vol. 4, no. 3, pp. 457-466, 2004.DOI
38 
E. Takeda, Y. Nakagome, H. Kume, N. Suzuki, and S. Asai, “Comparison of characteristics of n-channel and p-channel MOSFETs for VLSIs”, IEEE Transactions on Electron Devices, vol. 30, no. 6, pp. 675-680, 1983.DOI
39 
M. Koyanagi, A. G. Lewis, R. A. Martin, T.-Y. Huang, and J. Y. Chen, “Hot-electron-induced punchthrough (HEIP) effect in submicrometer PMOSFETs”, IEEE Transactions on Electron Devices, vol. 34, no. 4, pp. 839-844, 1987.DOI
40 
Synopsys, Inc., TCAD Sentaurus Device Manual. Mountain View, CA, USA, pp. 436-440, 2019.Google Search
41 
S. Jin, A. Wettstein, W. Choi, F. M. Bufler, and E. Lyumkis, “Gate current calculations using spherical harmonic expansion of Boltzmann equation”, Proc. of International Conference on Simulation Semiconductor Processes Devices, pp. 1-4, 2009.DOI
42 
T. Grasser, T.-W. Tang, H. Kosina, and S. Selberherr, “A review of hydrodynamic and energy-transport models for semiconductor device simulation”, Proceedings of the IEEE, vol. 91, no. 2, pp. 251-274, 2003.DOI
43 
E. Amat, T. Kauerauf, R. Degraeve, A. D. Keersgieter, R. Rodriguez, and M. Nafria, “Channel hot-carrier degradation in short-channel transistors with high-k/metal gate stacks”, IEEE Transactions on Device and Materials Reliability, vol. 9, no. 3, pp. 425-430, 2009.DOI
44 
J. B. Roldan, F. Gamiz, J. A. Lopez-Villanueva, and J. E. Carceller, “Modeling effects of electron-velocity overshoot in a MOSFET”, IEEE Transactions on Electron Devices, vol. 44, no. 5, pp. 841-846, 1997.DOI
45 
G. A. Sai-Halasz, M. R. Wordeman, D. P. Kern, S. Rishton, and E. Ganin, “High transconductance and velocity overshoot in NMOS devices at the 0.1-$\mu\text{m}$ gate-length level”, IEEE Electron Device Letters, vol. 9, no. 9, pp. 464-466, 1988.DOI
46 
M. Cho, A. Spessot, B. Kaczer, M. Aoulaiche, R. Ritzenthaler, and T. Scharm, “Off-state stress degradation mechanism on advanced p-MOSFETs”, Proc. of International Conference on IC Design & Technology (ICICDT), 2015.DOI
47 
S.-G. Jung, S.-H. Lee, C.-K. Kim, M.-S. Yoo, and H.-Y. Yu, “Analysis of drain linear current turn-around effect in off-state stress mode in pMOSFET”, IEEE Electron Device Letters, vol. 41, no. 6, pp. 804-807, 2020.DOI
48 
D. Wang, Y. Xue, Y. Liu, P. Ren, Z. Sun, and Z. Wang, “On the understanding and modeling of non-negligible subthreshold-state degradation (SSD) in sub-20-nm DRAM technology”, IEEE Electron Device Letters, vol. 45, no. 9, pp. 1582-1585, 2024.DOI