Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2026-04 (Vol.26 No.02)
  4. 10.5573/JSTS.2026.26.2.130
XML PDF INFO REF

REFERENCES

1 
Jang D. , Yakimets D. , Eneman G. , Schuddinck P. , Bardon M. G. , Raghavan P. , Speddot A. , Verkest D. , Mocuta A. , 2017, Device exploration of nanosheet transistors for sub-7-nm technology node, IEEE Transactions on Electron Devices, Vol. 64, No. 6, pp. 2707-2713DOI
2 
Loubet N. , Hook T. , Montanini P. , Yeung C.-W. , Kanakasabapathy S. , Guillom M. , 2017, Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET, Proc. of 2017 Symposium on VLSI Technology, pp. T230-T231DOI
3 
Kim S. , Guillorn M. , Lauer I. , Oldiges P. , Hook T. , Na M. , 2015, Performance trade-offs in FinFET and gate-all-around device architectures for 7-nm node and beyond, Proc. of 2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, pp. 1-3DOI
4 
Seon Y. , Chang J. , Yoo C. , Jeon J. , 2021, Device and circuit exploration of multi-nanosheet transistor for sub-3 nm technology node, Electronics, Vol. 10, No. 2DOI
5 
Wang M. , Sun Y. , Li X. , Shi Y. , Hu S. , Shang E. , Chen S. , 2020, Design technology co-optimization for 3 nm gate-all-around nanosheet FETs, Proc. of Symposium on VLSI Technology, pp. 230-231DOI
6 
Yoon J. , Jeong J. , Lee S. , Baek R. , 2018, Systematic DC/AC performance benchmarking of sub-7-nm node FinFETs and nanosheet FETs, IEEE Journal of the Electron Devices Society, Vol. 6, pp. 942-947DOI
7 
Choi M. , Park J.-H. , Choi S. , Kwon K. , Lee Y. , Jang W. , Jeon J. , 2023, Study on the circuit performance of various interconnect metal materials in the latest process nodes, Journal of Semiconductor Technology and Science, Vol. 23, No. 4, pp. 215-227DOI
8 
Loubet N. , Kal S. , Alix C. , Pancharatnam S. , Zhou H. , Durfee C. , 2019, A novel dry selective etch of SiGe for the enablement of high performance logic stacked gate-all-around nanosheet devices, Proc. of 2019 IEEE International Electron Devices Meeting, pp. 11.4.1-11.4.4DOI
9 
Suk J. , Kim Y. , Do J. , Kim G. , Baek S. , Kye J. , Kim S. , 2023, Analytical parasitic resistance and capacitance models for nanosheet field-effect transistors, IEEE Transactions on Electron Devices, Vol. 70, No. 6, pp. 2941-2946DOI
10 
Suk J. , Kim Y. , Do J. , Kim G. , Rim W. , Baek S. , Yoon S. , Kim S. , 2024, A process-aware analytical gate resistance model for nanosheet field effect transistors, IEEE Journal of the Electron Devices Society, Vol. 12, pp. 898-904DOI
11 
Gupta P. , Mandadapu H. , Gourishetty S. , Abbas Z. , 2019, Robust transistor sizing for improved performances in digital circuits using optimization algorithms, Proc. of 20th International Symposium on Quality Electronic Design, pp. 85-91DOI
12 
Chen Y. , Jiao H. , 2019, Standard cell optimization for ultra-low-voltage digital circuits, Proc. of 2019 International Conference on IC Design and Technology, pp. 1-4DOI
13 
Nishizawa S. , Ishihara T. , Onodera H. , 2012, A flexible structure of standard cell and its optimization method for near-threshold voltage operation, Proc. of 2012 IEEE 30th International Conference on Computer Design, pp. 235-240DOI
14 
Song T. , Jung H. , Yang G. , 2022, 3 nm gate-all-around (GAA) design technology co-optimization (DTCO) for succeeding PPA by technology, Proc. of IEEE Custom Integrated Circuits Conference, pp. 1-7DOI
15 
Yakimets D. , Bhuwalka K. K. , Wu H. , Rzepa G. , Karner M. , Liu C. , 2024, Inflection points in GAA NS-FET to C-FET scaling considering impact of DTCO boosters, IEEE Transactions on Electron Devices, Vol. 71, No. 4, pp. 2309-2314DOI
16 
Xu H. , Gan W. , Cao L. , Yin H. , Wu Z. , 2022, Prediction of key metrics of stacked nanosheet nFETs using genetic algorithm-based neural networks, Proc. of 2022 IEEE International Conference on Integrated Circuits, Technologies and Applications, pp. 3-4DOI
17 
Ehteshamuddin M. , Sheelvardhan K. , Kumar A. , Guglani S. , Roy S. , Dasgupta A. , 2024, Machine learning-assisted multiobjective optimization of advanced node gate-all-around transistor for logic and RF applications, IEEE Transactions on Electron Devices, Vol. 71, No. 2, pp. 976-982DOI
18 
Kwon U. , Okagaki T. , Song Y.-S. , 2018, Intelligent DTCO (iDTCO) for next generation logic path-finding, Proc. of 2018 International Conference on Simulation of Semiconductor Processes and Devices, pp. 49-52DOI
19 
Lee J. , Park J. , Kim S. , Jeong H. , 2023, Bayesian learning automated SRAM circuit design for power and performance optimization, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 70, No. 12, pp. 4949-4961DOI
20 
2019, Sentaurus Device User Guide, Version P-2019.03Google Search
21 
2021, International Roadmap for Devices and Systems (IRDS) 2021 EditionGoogle Search
22 
Yoon J. , Baek R. , 2020, Device design guideline of 5-nm-node FinFETs and nanosheet FETs for analog/RF applications, IEEE Access, Vol. 8, pp. 189395-189403DOI
23 
Sun Y. , Thompson S. E. , Nishida T. , 2007, Physics of strain effects in semiconductors and metal-oxide-semiconductor field-effect transistors, Journal of Applied Physics, Vol. 101, No. 10DOI
24 
Reboh S. , Coquand R. , Augendre E. , 2016, An analysis of stress evolution in stacked GAA transistors, Proc. of IEEE Silicon Nanoelectronics Workshop, pp. 206-207DOI
25 
Woo S. , Jeong H. , Choi J. , Cho H. , Kong J.-T. , Kim S. , 2022, Machine learning-based compact modeling for sub-3-nm-node emerging transistor, Electronics, Vol. 11DOI
26 
Jeong H. , Woo S. , Choi J. , Cho H. , Kim Y. , Kong J.-T. , Kim S. , 2023, Fast and expandable ANN-based compact model and parameter extraction for emerging transistors, IEEE Journal of the Electron Devices Society, Vol. 11, pp. 153-160DOI
27 
2020, Synopsys Custom Compiler User Guide, Version P-2020.12Google Search
28 
Sushant S. , FreePDK3: A Novel PDK for Physical Verification at the 3nm Node, Ph.D. dissertationGoogle Search
29 
Kim T. , Jeong J. , Woo S. , 2023, NS3K: A 3-nm nanosheet FET standard cell library development and its impact, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 31, No. 2, pp. 163-176DOI
30 
Yang G. , Jung H. , Lim J. , 2022, Standard cell design optimization with advanced MOL technology in 3 nm GAA process, Proc. of IEEE Symposium on VLSI Technology and Circuits, pp. 363-364DOI
31 
Shaji S. M. , Zhu L. , Yoon J. , Lim S. K. , 2023, A comparative study on front-side, buried and backside power rail topologies in 3nm technology node, Proc. of IEEE/ACM International Symposium on Low Power Electronics and Design, pp. 1-6DOI
32 
Lee Y. M. , Na M. H. , Chu A. , 2017, Accurate performance evaluation for the horizontal nanosheet standard cell design space beyond 7nm technology, Proc. of IEEE International Electron Devices Meeting, pp. 29.3.1-29.3.4DOI
33 
Chang K. , Kim T. , 2022, Analysis of impacting multi-stack standard cells on chip implementation, Proc. of 19th International SoC Design Conference, pp. 119-120DOI
34 
Merino J. L. , Bota S. A. , Samitier J. , Analysis of series-connected MOSFETs for gate delay optimization, Proc. of International Workshop on Power and Timing Modeling, Optimization and Simulation, pp. 1-10Google Search
35 
Sobol I. M. , 1967, On the distribution of points in a cube and the approximate evaluation of integrals, USSR Computational Mathematics and Mathematical Physics, Vol. 7, No. 4, pp. 86-112DOI
36 
2021, StarRC User Guide, Version E2021.06Google Search
37 
2020, HSPICE User Guide, Version E2020.12Google Search
38 
Jeong H. , Choi J. , Cho H. , Woo S. , Kim Y. , Kong J.-T. , Kim S. , 2024, MOBO-driven advanced sub-3-nm device optimization for enhanced PDP performance, IEEE Transactions on Electron Devices, Vol. 71, No. 5, pp. 2881-2887DOI
39 
Daulton S. , Balandat M. , Bakshy E. , 2021, Parallel Bayesian optimization of multiple noisy objectives with expected hypervolume improvement, Advances in Neural Information Processing Systems, Vol. 34, pp. 2187-2200DOI
40 
Jeong J. , Ko J. , Song T. , 2022, A study on optimizing pin accessibility of standard cells in the post-3 nm node, Proc. of Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design, pp. 1-6DOI
41 
Yoon J.-S. , Lee S. , Yun H. , Baek R.-H. , 2021, Digital/analog performance optimization of vertical nanowire FETs using machine learning, IEEE Access, Vol. 9, pp. 29071-29077DOI
42 
Gaddemane G. , 2025, Exploring GAA-nanosheet, forksheet and GAA-forksheet architectures: A TCAD-DTCO study at 90 nm and 120-nm cell height, IEEE Journal of the Electron Devices Society, Vol. 13, pp. 769-782DOI
43 
Choi J. , Jeong H. , Woo S. , Cho H. , Kim Y. , Kong J.-T. , Kim S. , 2024, Enhancement and expansion of the neural network-based compact model using a binning method, IEEE Journal of the Electron Devices Society, Vol. 12, pp. 65-73DOI
44 
Jeong H. , Choi J. , Kim Y. , Kong J.-T. , Kim S. , 2024, Efficient neural network compact modeling for novel device structure using multi-fidelity model and active learning, Electronics, Vol. 13, No. 23, pp. 4840DOI