Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2026-04 (Vol.26 No.02)
  4. 10.5573/JSTS.2026.26.2.97
XML PDF INFO REF

REFERENCES

1 
Kim K. , Park M. J. , 2024, Present and future, challenges of high bandwidth memory (HBM), Proc. of 2024 IEEE International Memory Workshop (IMW), pp. 1-4DOI
2 
Kabat A. K. , Pandey S. , Gopalakrishnan V. T. , 2022, Performance evaluation of high bandwidth memory for hpc workloads, Proc. of 2022 IEEE 35th International System-on-Chip Conference (SOCC), pp. 1-6DOI
3 
Kim H. , Hwang J. Y. , Kim S. E. , Joo Y. C. , Jang H. , 2023, Thermomechanical challenges of 2.5-d packaging: A review of warpage and interconnect reliability, IEEE Transactions on Components, Packaging and Manufacturing Technology, Vol. 13, No. 10, pp. 1624-1641DOI
4 
Zhang S. , Li Z. , Zhou H. , Li R. , Wang S. , Paik K.-W. , He P. , 2022, Challenges and recent prospectives of 3d heterogeneous integration, E-Prime - Advances in Electrical Engineering, Electronics and Energy, Vol. 2, pp. 100052DOI
5 
Lee S. H. , Kim S. J. , Lee J. S. , Rhi S. H. , 2025, Thermal issues related to hybrid bonding of 3d-stacked high bandwidth memory: A comprehensive review, Electronics, Vol. 14, No. 13, pp. 2682DOI
6 
Dang K. N. , Ahmed A. B. , Rokhani F. Z. , Abdallah A. B. , Tran X. T. , 2020, A thermal distribution, lifetime reliability prediction and spare TSV insertion platform for stacking 3D-ICs, Proc. of 2020 International Conference on Advanced Technologies for Communications (ATC), pp. 50-55DOI
7 
Feng W. , Kikuchi K. , 2024, Heat transfer study of 3d packaging structure with superconducting TSV for practical-scale quantum annealing machines, Japan Society of Applied Physics, Vol. 63, No. 5, pp. 51-55DOI
8 
Lin H. C. , Tseng C. W. , Chen Y. Y. , Tong H. M. , Liu C. W. , 2024, High-thermal-conductivity dummy die and finned lid for enhanced liquid cooling of 2.5D ICs, Proc. of 2024 IEEE 26th Electronics Packaging Technology Conference (EPTC), pp. 144-147DOI
9 
Shweta J. , Ayush J. , 2024, Thermal conductivity of materials: Implications for heat management in medical devices, ShodhKosh: Journal of Visual and Performing Arts, pp. 131-138DOI
10 
Mok I. , 2020, Wafer level void-free molded underfill for high-density fan-out packages, Proc. of 2020 IEEE 22nd Electronics Packaging Technology Conference (EPTC), pp. 419-424DOI
11 
Ahmad S. S. , Reich M. , Haring F. , Berge L. , Mattson K. , Bauer-Reich C. , Gilbertson B. , Strommen G. , 2014, Package-on-package design and assembly process development for size reduction, Proc. of International Symposium on MicroelectronicsDOI
12 
Le V. N. , Chen Y. J. , Chang H. C. , Lin J. W. , 2017, Investigation on drilling blind via of epoxy compound wafer by 532 nm Nd:YVO4 laser, Journal of Manufacturing Processes, Vol. 27, pp. 214-220DOI
13 
Antilano E. , Arellano I. H. , 2019, Ultra-short pulsed laser ablation of epoxy mold compound or copper frames for partial cut QFNs, International Research Journal of Advanced Engineering and Science, Vol. 4, No. 2, pp. 123-125Google Search
14 
He C. , DeWit R. , Chao J. , Champagne T. , Guino R. , Winster T. , 2022, Laser direct structuring of semiconductor liquid encapsulants for active mold packaging, Proc. of 2022 IEEE 72nd Electronic Components and Technology Conference (ECTC), pp. 1277-1281DOI
15 
Fee T. M. , Kah L. S. , Lock G. S. , Leong K. S. , Mukai K. , Magaya T. , 2014, Adhesion enhancement for electroless plating on mold compound for emi shielding with industrial test compliance, Proc. of 2014 IEEE International Conference on Semiconductor Electronics (ICSE), pp. 313-316DOI
16 
Chonan Y. , Komiyama T. , Onuki J. , Nagano T. , Akahoshi H. , Itabashi T. , Saito T. , Khoo K. , 2006, Filling a narrow and high aspect-ratio trench with electro-cu plating, Materials Transactions, Vol. 47, No. 5, pp. 1417-1419DOI
17 
Saadaoui M. , Wien W. , Zeijl H. V. , Schellevis H. , Laros M. , Sarro P. M. , 2007, Local sealing of high aspect ratio vias for single step bottom-up copper electroplating of through wafer interconnects, Proc. of 2007 IEEE Sensors, pp. 974-977DOI
18 
Lakhera N. , Shantaram S. , Sakib A. R. , 2017, Adhesion characteristics of epoxy molding compound and copper leadframe interface: Impact of environmental reliability stresses, Proc. of IMAPS Symposium of MicroelectronicsDOI
19 
Kwatra A. , Samet D. , Rambhatla V. N. N. , Sitaraman S. K. , 2020, Effect of temperature and humidity conditioning on copper leadframe/mold compound interfacial delamination, Microelectronics Reliability, Vol. 111, pp. 113647DOI
20 
Sukantharat A. , Ugsornrat K. , Sumithpibul C. , 2020, Effect of molding compound material and roughness leadframe to integrated circuit package for automotive devices, Proc. of 2020 Joint International Conference on Digital Arts, Media and Technology, pp. 173-176DOI
21 
Ishikawa Y. , Takao T. , Saito T. , 2023, Obtaining thermal resistance of mold compounds using a package structure model with a heat-generating test element group: Comparison of the thermal conductivity and glass transition temperature of epoxy mold compounds, Microelectronics Reliability, Vol. 151, pp. 115233DOI
22 
Wang Z. , Ye G. , Li X. , Xue S. , Gong L. , 2021, Thermal-mechanical performance analysis and structure optimization of the TSV in 3-D IC, IEEE Transactions on Components, Packaging and Manufacturing Technology, Vol. 11, No. 5, pp. 822-831DOI
23 
Rehmer B. , Bayram F. , Calderón L. A. Á. , Mohr G. , Skrotzki B. , 2023, Elastic modulus data for additively and conventionally manufactured variants of Ti-6Al-4V, IN718 and AISI 316 L, Scientific Data, Vol. 10, pp. 474DOI
24 
Nguyen T. T. , Yu D. , Park S. B. , 2011, Characterizing the mechanical properties of actual SAC105, SAC305, and SAC405 solder joints by digital image correlation, Journal of Electronic Materials, Vol. 40, No. 6, pp. 1409-1415DOI
25 
Agrawal A. , 2017, Thermal and electrical performance of direct bond interconnect technology for 2.5D and 3D integrated circuits, Proc. of 2017 IEEE 67th Electronic Components and Technology Conference (ECTC), pp. 989-998DOI
26 
Zhou J.-Y. , Liang S.-B. , Wei C. , Le W.-K. , Ke C.-B. , Zhou M.-B. , 2019, Three-dimensional simulation of the thermo-mechanical interaction between the micro-bump joints and cu protrusion in cu-filled TSVs of the high bandwidth memory (HBM) structure, Proc. of 2019 IEEE 69th Electronic Components and Technology Conference (ECTC), pp. 410-416DOI
27 
Kim T. , Lee J. , Kim J. , Lee E.-C. , Hwang H. , Kim Y. , 2022, Thermal modeling and analysis of high bandwidth memory in 2.5D Si-interposer systems, Proc. of IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems, pp. 1-5DOI
28 
Chatterjee K. , Li Y. , Chang H. , Damadam M. , Asrar P. , Kim J. , 2024, Thermal and mechanical simulations of 3d packages with custom high bandwidth memory (HBM), Proc. of 2024 IEEE 74th Electronic Components and Technology Conference (ECTC), pp. 1054-1059DOI
29 
Chun K. C. , Kim Y. K. , Ryu Y. , Park J. , Oh C. S. , Byun Y. Y. , 2021, A 16-GB 640-GB/s HBM2E dram with a data-bus window extension technique and a synergetic on-die ECC scheme, IEEE Journal of Solid-State Circuits, Vol. 56, No. 1, pp. 199-211DOI
30 
Zhou S. , Ma K. , Wu Y. , Shizhao W. , Cai N. , 2024, A study on the reliability evaluation of a 3D packaging storage module under temperature cycling ultimate stress conditions, Micromachines, Vol. 15, No. 4, pp. 428DOI
31 
Radojcic R. , Nowak M. , Nakamoto M. , 2011, Techtuning: Stress management for 3D through-silicon-via stacking technologies, AIP Conference Proceedings, Vol. 1378, No. 1, pp. 5-20DOI
32 
Athikulwongse K. , Chakraborty A. , Yang J. S. , Pan D. Z. , Lim S. K. , 2010, Stress-driven 3D-IC placement with TSV keep-out zone and regularity study, Proc. of 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 669-674DOI
33 
Jiang T. , Ryu S.-K. , Zhao Q. , Im J. , Huang R. , Ho P. S. , 2013, Measurement and analysis of thermal stresses in 3D integrated structures containing through-silicon-vias, Microelectronics Reliability, Vol. 53, pp. 53-62DOI
34 
Shen Y. , Zhang L. , Fan X. , 2015, Achieving warpage-free packaging: a capped-die flip chip package design, Proc. of 2015 IEEE 65th Electronic Components and Technology Conference (ECTC), pp. 1546-1552DOI
35 
Wang X. , Cao S. , Lu G. , Yang D. , 2022, Viscoelastic simulation of stress and warpage for memory chip 3D-stacked package, Coatings, Vol. 12DOI