Das U. K. , Eneman G. , Velampati R. S. R. , Chauhan Y. S. , Jinesh K. B. , Bhattacharyya
T. K. , 2018, Consideration of UFET architecture for the 5 nm node and beyond logic
transistor, IEEE Journal of the Electron Devices Society, Vol. 6, pp. 1129-1135
