Mobile QR Code QR CODE
Title [REGULAR PAPER] A 10.2-GHz LC-VCO for a 28-nm CMOS Transmitter With Nearest VCO-curve Selection Algorithm
Authors (Myung-Hun Jung) ; (Hyeon-Jin Yang) ; (Hye-Seong Shin) ; (Young-Gil Go) ; (Jung-Sik Kim) ; (Yongsam Moon)
Page pp.288-296
ISSN 1598-1657
Keywords Discrete tuning; jitter; phase-locked loop; phase noise; quantization error; voltage-controlled oscillator (VCO)
Abstract This paper describes an 8.48-to-11.13 GHz LC-VCO for a 28-nm CMOS transmitter. For the discrete tuning of the LC-VCO, a nearest VCO-curve selection algorithm is proposed, which exhibits additional 1-bit resolution. The proposed algorithm even with the LSB of the capacitor-bank control signal being removed shows the same level of quantization error as the conventional algorithm. The PLL fabricated in a 28-nm CMOS process occupies 0.14 mm2. The transmitted PLL clock has a phase noise of ?94.21 dBc/Hz at 100-kHz offset and the jitter of 815-fs RMS can be obtained by de-embedding the jitter of the reference clock. The PLL and the driver have power consumption of 3 mW and 23 mW respectively with a 1-V supply at 10.2-GHz LC-VCO frequency.