J. S. Woo, K. M. Choi, G. T. Park, J. H. Chang, and W. Y. Choi, “Fully CMOS-Compatible 3-T Embedded NOR Flash Memory Achieving 28 ns Long-Term Potentiation/Long-Term Depression for High-Speed On-line Training Accelerators”, Advanced Intelligent Systems, vol. 8, no. 2, 2025.

G. T. Park, J. W. Lee, J. S. Woo, and W. Y. Choi, “XNOR Operation of Binary Neural Networks Using Nanoelectromechanical Memory Switches”, IEEE Transactions on Electron Devices, vol. 71, no. 12, pp. 7955-7962, 2024.

J. W. Lee, C. Kim, G. T. Park, S. H. Baek, M. S. Shin, and W. Y. Choi, “Ternary Content-Addressable Memory Using One Capacitor and One Nanoelectromechanical Memory Switch for Data-Intensive Applications”, Advanced Intelligent Systems, 2025.

M. Ryu, J. S. Woo, Y. Kim, J. H. Jeon, S. I. Cho, and W. Y. Choi, “Time-Domain Content-Addressable Memory Based on Single Ambipolar Ferroelectric Memcapacitor for High-Density and Highly-Precise Distance Function Computation”, Advanced Electronic Materials, vol. 11, no. 20, p. e00421, 2025.

J. Yeom, J. S. Woo, J. W. Lee, C. Park, J. Park, M. Ryu, and W. Y. Choi, “Implementation of Ternary Neural Networks Based on Ferroelectric Capacitors”, IEEE Electron Device Letters, vol. 47, no. 1, pp. 73-76, 2026.

J. H. Chang, J. S. Woo, S.-K. Sung, K.-W. Song, and W. Y. Choi, “Large-Scale and Highly Reliable Hopfield Neural Networks Using Vertical NAND Flash Memory for the In-Memory Associative Computing”, Advanced Intelligent Systems, 2025.

R. Lee, S. Park, Y. Seo, J. Kim, J. Jung, J. Yeo, Y. Ahn, H. J. Kim, Y. Kim, J. Lee, D. Lee, J. Park, W. Kim, B. Lee, K. Noh, S. Hong, and S. H. Hur, “Highly Scalable and Reliable Cell Characteristics for 1Tb 9th Generation 3D-NAND Flash Memory”, IEEE Symposium on VLSI Technology and Circuits, pp. 1-3, 2025.

S.-S. Park, J.-D. Lyu, M. Kim, J. Lee, Y. Song, C.-H. Yu, M. Hirano, Y. Kwon, J.-H. Park, H.-J. Kim, D. Lee, D. Seo, B. Go, S. Jeon, Y. Kim, D.-H. Kim, Y. Jo, H. Yoon, J. Park, I. Kim, S. Kim, H. Lee, J.-H. Yu, S.-L. Kim, H.-S. Ku, J. Seo, J. Byun, S.-H. Yun, K. Kang, S.-B. Kim, Y. Lee, Y. Lee, K. Kang, H.-J. Lee, Y.-H. Ryu, H. Kim, W. Kim, H. Choi, J. Jeon, A. Park, R. Song, J.-H. Kim, J.-S. Kim, H.-S. Lee, M.-K. Lee, J.-I. Son, J. Cho, M. Kim, J.-W. Im, J. Park, H.-J. Kwon, Y. Choi, C. Yoon, S. Lee, K. Song, and S.-H. Hur, “30.1 A 28Gb/mm2 4XX-layer 1Tb 3b/cell WF-bonding 3D-NAND flash with 5.6Gb/s/pin IOs”, IEEE International Solid-State Circuits Conference (ISSCC), pp. 504-505, 2025.

S. Park, J. Lee, J. Jang, J. K. Lim, H. Kim, J. J. Shim, M.-T. Yu, J.-K. Kang, S. J. Ahn, and J. Song, “Highly-Reliable Cell Characteristics with 128-Layer Single-Stack 3D-NAND Flash Memory”, IEEE Symposium on VLSI Technology and Circuits, pp. 1-2, 2021.

U. M. Bhatt, S. K. Manhas, A. Kumar, M. Pakala, and E. Yieh, “Mitigating the Impact of Channel Tapering in Vertical Channel 3-D NAND”, IEEE Trans. Electron Devices, vol. 67, no. 3, pp. 929-936, 2020.

K. Parat, and A. Goda, “Scaling Trends in NAND Flash”, IEEE International Electron Devices Meeting (IEDM), pp. 2.1.1-2.1.4, 2018.

D. Resnati, A. Goda, G. Nicosia, C. Miccoli, A. S. Spinelli, and C. M. Compagnoni, “Temperature effects in NAND flash memories: A comparison between 2-D and 3-D arrays”, IEEE Electron Device Letters, vol. 38, no. 4, pp. 461-464, 2017.

D. Resnati, A. Mannara, G. Nicosia, G. M. Paolucci, P. Tessariol, A. S. Spinelli, A. L. Lacaita, and C. M. Compagnoni, “Characterization and modeling of temperature effects in 3-D NAND Flash arrays–Part I: polysilicon-induced variability”, IEEE Transactions on Electron Devices, vol. 65, no. 8, pp. 3199-3206, 2018.

Y. Luo, S. Ghose, Y. Cai, E. F. Haratsch, and O. Mutlu, “HeatWatch: Improving 3D NAND flash memory device reliability by exploiting self-recovery and temperature awareness”, Proceeding of IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 504-517, 2018.

Synopsys, Sentaurus Device User Guide, Version P-2019.12. Mountain View, CA: Synopsys, Inc., 2019.

J. H. Chang, J. S. Woo, S.-K. Sung, K.-W. Song, and W. Y. Choi, “Ternary-State Vertical NAND Flash Memory for the Improvement of the Density and Accuracy of Quantized Neural Networks”, IEEE Transactions on Electron Devices, vol. 71, no. 6, pp. 3985-3988, 2024.

J. H. Chang, J. H. Uhm, H. S. Kwon, E. Kwon, and W. Y. Choi, “Influence of channel hole remaining ratio on hemi-cylindrical vertical NAND flash memory”, IEEE Electron Device Letters, vol. 43, no. 9, pp. 1432-1435, 2022.

J. H. Nam, J. H. Chang, K. M. Kim, J. W. Lee, D. E. Yang, S.-K. Sung, J. H. Kim, and W. Y. Choi, “Investigation of Hot Carrier Injection During GIDL Erase Operation in 3-D NAND Flash Memory”, IEEE Transactions on Electron Devices, vol. 74, no. 3, pp. 1326-1332, 2026.

Y. Kihara, M. Tomura, W. Sakamoto, M. Honda, and M. Kojima, “Beyond 10 µm depth ultra-high speed etch process with 84% lower carbon footprint for memory channel hole of 3D NAND flash over 400 layers”, Proceedings of IEEE Symposium on VLSI Technology and Circuits, pp. 1-2, 2023.

C. M. Compagnoni, and A. S. Spinelli, “Reliability of NAND Flash Arrays: A Review of What the 2-D-to-3-D Transition Meant”, IEEE Transactions on Electron Devices, vol. 66, no. 11, pp. 4504-4516, 2019.

S.-H. Oh, D. Monroe, and J. M. Hergenrother, “Analytic description of short-channel effects in fully-depleted double-gate and cylindrical, surrounding-gate MOSFETs”, IEEE Electron Device Letters, vol. 21, no. 9, pp. 445-447, 2000.

G. M. Paolucci, A. S. Spinelli, C. Monzio Compagnoni, and P. Tessariol, “A Semi-Analytical Model for Macaroni MOSFETs With Application to Vertical Flash Memories”, IEEE Transactions on Electron Devices, vol. 63, no. 5, pp. 1871-1876, 2016.

H.-T. Lue, Y.-W. Jiang, M.-F. Hung, Y.-R. Su, L.-Y. Liang, C.-W. Hu, C.-J. Chiu, K.-C. Wang, C.-Y. Lu, T.-H. Yeh, P.-Y. Du, R. Lo, W.-C. Chen, T.-H. Hsu, C. Huang, G.-R. Lee, and C.-P. Chen, “A novel double-density hemi-cylindrical (HC) structure to produce more than double memory density enhancement for 3D NAND flash”, IEEE International Electron Devices Meeting (IEDM), pp. 28.2.1-28.2.4, 2019.

J. H. Uhm, J. H. Chang, J. Kim, E. Kwon, and W. Y. Choi, “Azimuthal charge redistribution of hemi-cylindrical vertical NAND flash memory”, IEEE Electron Device Letters, vol. 44, no. 6, pp. 931-934, 2023.

F. Balestra, S. Cristoloveanu, M. Benachir, J. Brini, and T. Elewa, “Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance”, IEEE Electron Device Letters, vol. 8, no. 9, pp. 410-412, 1987.

M. Higuchi, A. Fayrushin, A. G. Mauri, H. Liu, and Y. Fukuzumi, “Modeling of the impact of elliptical shapes on main Read Window Budget mechanisms in 3D NAND”, IEEE International Memory Workshop (IMW), pp. 1-4, 2025.

J. Lee, Y. Kim, Y. Shin, S. Park, D. Kang, and M. Kang, “Analysis of cell current with abnormal channel profile in 3D NAND flash memory”, Journal of Semiconductor Technology and Science, vol. 24, no. 2, pp. 138-143, 2024.