Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2026-10 (Vol.26 No.05)
  4. 10.5573/JSTS.2026.26.5.390
XML PDF INFO REF

REFERENCES

1 
J. H. Lau, “Recent advances and trends in advanced packaging”, IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 12, no. 2, pp. 228-252, 2022.DOI
2 
L. Cao, “Advanced packaging technology platforms for chiplets and heterogeneous integration”, 2022 International Electron Devices Meeting (IEDM), pp. 3.3.1-3.3.4, 2022.DOI
3 
C.-C. Lee, et al., “An overview of the development of a GPU with integrated HBM on silicon interposer”, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC), pp. 1439-1444, 2016.DOI
4 
K. Cho, Y. Kim, H. Lee, H. Kim, S. Choi, J. Song, S. Kim, J. Park, S. Lee, and J. Kim, “Signal integrity design and analysis of silicon interposer for GPU-memory channels in high-bandwidth memory interface”, IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 8, no. 9, pp. 1658-1671, 2018.DOI
5 
R. Mahajan, et al., “Embedded multi-die interconnect bridge (EMIB)–a high density, high bandwidth packaging interconnect”, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC), pp. 557-565, 2016.DOI
6 
R. Mahajan, et al., “Embedded multidie interconnect bridge–a localized, high-density multichip packaging interconnect”, IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 9, no. 10, pp. 1952-1962, 2019.DOI
7 
K. Sikka, et al., “Direct bonded heterogeneous integration (DBHi) Si bridge”, 2021 IEEE 71st Electronic Components and Technology Conference (ECTC), pp. 136-147, 2021.DOI
8 
K. Murayama, et al., “Warpage control of silicon interposer for 2.5D package application”, 2013 IEEE 63rd Electronic Components and Technology Conference, pp. 879-884, 2013.DOI
9 
A. C. Durgun, Z. Qian, K. Aygun, R. Mahajan, T. T. Hoang, and S. Y. Shumarayev, “Electrical performance limits of fine pitch interconnects for heterogeneous integration”, 2019 IEEE 69th Electronic Components and Technology Conference (ECTC), pp. 667-673, 2019.DOI
10 
S. Kim, K. Ok, and K. Kwon, “Si bridge with chessboard patterned interconnect (CPI): enabling high density, high efficiency heterogeneous integration”, 2024 International Conference on Electronics, Information, and Communication (ICEIC), pp. 1-4, 2024.DOI
11 
S. Kose, E. Salman, and E. G. Friedman, “Shielding methodologies in the presence of power/ground noise”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 8, pp. 1458-1468, 2011.DOI
12 
Y. Uematsu, N. Ushifusa, and H. Onozeki, “Electrical transmission properties of HBM interface on 2.1-D system in package using organic interposer”, 2017 IEEE 67th Electronic Components and Technology Conference (ECTC), pp. 1943-1949, 2017.DOI
13 
Q. Ding, H. Liu, Y. H. Yew, and J. Jiang, “High bandwidth low power 2.5D interconnect modeling and design”, 2020 IEEE 70th Electronic Components and Technology Conference (ECTC), pp. 1832-1837, 2020.DOI
14 
F. Libsch, H. Mori, and X. Gu, “Signal integrity design and analysis with link budget results of HBM2E module on latest high density organic laminate”, 2022 IEEE 72nd Electronic Components and Technology Conference (ECTC), pp. 2141-2147, 2022.DOI
15 
Universal Chiplet Interconnect Express (UCIe), “Universal Chiplet Interconnect Express (UCIe) Specification Rev. 2.0”, 2024.Google Search
16 
D. Das Sharma, G. Pasdast, Z. Qian, and K. Aygun, “Universal Chiplet Interconnect Express (UCIe): an open industry standard for innovations with chiplets at package level”, IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 12, no. 9, pp. 1423-1431, 2022.DOI
17 
A. Huynh, K. Stahn, M. Mota, C. de Verteuil, J. Pyon, and R. Movahedinia, “UCIe standard: enhancing die-to-die connectivity in modern packaging”, IEEE Micro, vol. 45, no. 1, pp. 26-34, 2025.DOI
18 
Y. Li, J. Zhang, F. Wu, Y. Xie, J. Pang, and G. Li, “A UCIe interconnect channel design up to 32Gbps on 2.5D Si-interposer”, 2024 25th International Conference on Electronic Packaging Technology (ICEPT), pp. 1-3, 2024.DOI
19 
B. Chen, S. Pan, J. Wang, S. Yong, M. Ouyang, and J. Fan, “Differential crosstalk mitigation in the pin field area of SerDes channel with trace routing guidance”, IEEE Transactions on Electromagnetic Compatibility, vol. 61, no. 4, pp. 1385-1394, 2019.DOI
20 
S. Choi, et al., “Crosstalk-included eye-diagram estimation for high-speed silicon, organic, and glass interposer channels on 2.5D/3D IC”, 2015 International 3D Systems Integration Conference (3DIC), pp. TS8.25.1-TS8.25.5, 2015.DOI
21 
S. Wu, H. Shi, M. Herndon, B. Cornelius, M. Halligan, and J. Fan, “Modeling and analysis of a trace referenced to a meshed ground plane”, 2011 IEEE International Symposium on Electromagnetic Compatibility, pp. 137-141, 2011.DOI
22 
Y. Li, E. Bradawy, E. Sharawy, L. Polka, A. Madrid, J. Liao, and D. Figueroa, “Modeling and experimental validation of interconnects with meshed power planes”, Proceedings of Electronic Components and Technology Conference, pp. 1158-1162, 1997.DOI