Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2026-10 (Vol.26 No.05)
  4. 10.5573/JSTS.2026.26.5.374
XML PDF INFO REF

REFERENCES

1 
M. Y. Bashir, S. Sahay, and R. Rai, “1-transistor-dynamic random access memory as synaptic element for online learning”, Advanced Intelligent Systems, vol. 7, no. 8, p. 2400912, 2025.DOI
2 
S. Okhonin, M. Nagoga, J. Sallese, and P. Fazan, “A SOI capacitor-less 1T-DRAM concept”, Proceedings of the IEEE International SOI Conference, pp. 153-154, 2001.DOI
3 
S.-W. Lee, S. Cho, I. H. Cho, and G. Kim, “1T DRAM with raised SiGe quantum well for sensing margin improvement”, Journal of Semiconductor Technology and Science, vol. 23, no. 1, pp. 64-70, 2023.DOI
4 
M. H. R. Ansari, and S. Cho, “Performance improvement of 1T DRAM by raised source and drain engineering”, IEEE Transactions on Electron Devices, vol. 68, no. 4, pp. 1577-1584, 2021.DOI
5 
G. Kim, J. Lee, J. Lee, S. Cho, and I. H. Cho, “Body-raised double-gate structure for 1T DRAM”, Proceedings of the IEEE Nanotechnology Materials and Devices Conference, 2009.DOI
6 
S. Li, K.-T. Wan, H. Lu, and S. Li, “Advanced trends in artificial synapses for neuromorphic systems: From non-ideal effects to learning applications”, Frontiers in Neuroscience, vol. 18, p. 1279708, 2024.DOI
7 
S. Seo, B. Kim, D. Kim, S. Park, T. R. Kim, J. Park, H. Jeong, S.-O. Park, T. Park, H. Shin, M.-S. Kim, Y.-K. Choi, and S. Choi, “The gate injection-based field-effect synapse transistor with linear conductance update for online training”, Nature Communications, vol. 13, no. 1, p. 6600, 2022.DOI
8 
P.-Y. Chen, X. Peng, and S. Yu, “NeuroSim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures”, IEEE International Electron Devices Meeting, pp. 6.1.1-6.1.4, 2017.DOI
9 
G. Indiveri, and S.-C. Liu, “Memory and information processing in neuromorphic systems”, Proceedings of the IEEE, vol. 103, no. 8, pp. 1379-1397, 2015.DOI
10 
J. Backus, “Can programming be liberated from the von Neumann style? A functional style and its algebra of programs”, Communications of the ACM, vol. 21, no. 8, pp. 613-641, 1978.DOI
11 
C. Mead, “Neuromorphic electronic systems”, Proceedings of the IEEE, vol. 78, no. 10, pp. 1629-1636, 1990.DOI
12 
K. Boahen, “A neuromorph’s prospectus”, Computing in Science & Engineering, vol. 19, no. 2, pp. 14-28, 2017.DOI
13 
G.-Q. Bi, and M.-M. Poo, “Synaptic modifications in cultured hippocampal neurons: Dependence on spike timing, synaptic strength, and postsynaptic cell type”, Journal of Neuroscience, vol. 18, no. 24, pp. 10464-10472, 1998.DOI
14 
M. Prezioso, F. Merrikh-Bayat, B. D. Hoskins, G. C. Adam, K. K. Likharev, and D. B. Strukov, “Training and operation of an integrated neuromorphic network based on metal-oxide memristors”, Nature, vol. 521, no. 7550, pp. 61-64, 2015.DOI
15 
N. Qiao, H. Mostafa, F. Corradi, M. Osswald, F. Stefanini, D. Sumislawska, and G. Indiveri, “A re-configurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128K synapses”, Frontiers in Neuroscience, vol. 9, p. 141, 2015.DOI
16 
Sentaurus Device, Synopsys, Version P-2019.03, Synopsys Inc., Sentaurus Device, Synopsys, Version P-2019.03, Synopsys Inc..Google Search
17 
E. O. Kane, “Theory of tunneling”, Journal of Applied Physics, vol. 32, no. 1, pp. 83-91, 1961.DOI
18 
A. Biswas, S. Dan, C. Royer, W. Grabinski, and A. Ionescu, “TCAD simulation of SOI TFETs and calibration of non-local band-to-band tunneling model”, Microelectronic Engineering, vol. 98, pp. 334-337, 2012.DOI
19 
A. Pal, A. Nainani, Y. Kim, K. C. Saraswat, and A. Nainani, “Performance improvement of one-transistor DRAM by band engineering”, IEEE Electron Device Letters, vol. 33, no. 1, pp. 29-31, 2012.DOI
20 
M. Kim, J. Ha, I. Kwon, J.-H. Han, S. Cho, and I. H. Cho, “A novel one-transistor dynamic random-access memory (1T DRAM) featuring partially inserted wide-bandgap double barriers for high-temperature applications”, Micromachines, vol. 9, no. 11, p. 581, 2018.DOI
21 
J. Lin, Y. Chen, and T.-J. K. Liu, “Vertical transistor with n-bridge and body on gate for low-power 1T-DRAM application”, IEEE Transactions on Electron Devices, vol. 64, no. 12, pp. 4937-4945, 2017.DOI
22 
Y. LeCun, L. Bottou, Y. Bengio, and P. Haffner, “Gradient-based learning applied to document recognition”, Proceedings of the IEEE, vol. 86, no. 11, pp. 2278-2324, 1998.DOI
23 
D. Ielmini, and H.-S. P. Wong, “In-memory computing with resistive switching devices”, Nature Electronics, vol. 1, no. 6, pp. 333-343, 2018.DOI
24 
M. Hu, J. P. Strachan, Z. Li, and R. S. Williams, et al., “Memristor-based analog computation and neural network classification with a dot product engine”, Advanced Materials, vol. 30, no. 9, p. 1705914, 2018.DOI
25 
I. Boybat, M. Le Gallo, and S. R. Nandakumar, et al., “Neuromorphic computing with multi-memristive synapses”, Nature Communications, vol. 9, p. 2514, 2018.DOI
26 
P. Yao, H. Wu, and B. Gao, et al., “Fully hardware-implemented memristor convolutional neural network”, Nature, vol. 577, pp. 641-646, 2020.DOI