Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2026-10 (Vol.26 No.05)
  4. 10.5573/JSTS.2026.26.5.364
XML PDF INFO REF

REFERENCES

1 
W. Zhang, B. Gao, J. Tang, P. Yao, S. Yu, M.-F. Chang, H.-J. Yoo, H. Qian, and H. Wu, “Neuro-inspired computing chips”, Nature Electronics, vol. 3, no. 7, pp. 371-382, 2020.DOI
2 
M. Horowitz, “Computing’s energy problem (and what we can do about it)”, IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2014.DOI
3 
V. Sze, Y.-H. Chen, T.-J. Yang, and J. S. Emer, “Efficient processing of deep neural networks: A tutorial and survey”, Proceedings of the IEEE, vol. 105, no. 12, pp. 2295-2329, 2017.DOI
4 
H.-S. P. Wong, and S. Salahuddin, “Memory leads the way to better computing”, Nature Nanotechnology, vol. 10, no. 3, pp. 191-194, 2015.DOI
5 
S. Yu, H. Jiang, S. Huang, X. Peng, and A. Lu, “Compute-in-memory chips for deep learning: Recent trends and prospects”, IEEE Circuits and Systems Magazine, vol. 21, no. 3, pp. 31-56, 2021.DOI
6 
S. Yu, and P.-Y. Chen, “Emerging memory technologies: Recent trends and prospects”, IEEE Solid-State Circuits Magazine, vol. 8, no. 2, pp. 43-56, 2016.DOI
7 
D. Ielmini, and H.-S. P. Wong, “In-memory computing with resistive switching devices”, Nature Electronics, vol. 1, no. 6, pp. 333-343, 2018.DOI
8 
I.-J. Kim, and J.-S. Lee, “Unlocking large memory windows and 16-level data per cell memory operations in hafnia-based ferroelectric transistors”, Science Advances, vol. 10, no. 26, p. eadn1345, 2024.DOI
9 
I.-J. Kim, M.-K. Kim, and J.-S. Lee, “Highly scaled and fully integrated three-dimensional ferroelectric transistor array for hardware implementation of neural networks”, Nature Communications, vol. 14, no. 1, p. 504, 2023.DOI
10 
W. Shim, H. Jiang, X. Peng, and S. Yu, “Architectural design of 3D NAND flash based compute-in-memory for inference engine”, Proceedings of the International Symposium on Memory Systems, pp. 77-85, 2020.DOI
11 
L. Zhao, C. Yan, F. Yang, S. Gao, G. Rosca, and D. Manea, “A compute-in-memory architecture compatible with 3D NAND flash that parallelly activates multi-layers”, 2021 58th ACM/IEEE Design Automation Conference (DAC), pp. 193-198, 2021.DOI
12 
H.-T. Lue, P.-K. Hsu, M.-L. Wei, T.-H. Yeh, P.-Y. Du, and W.-C. Chen, “Optimal design methods to transform 3D NAND flash into a high-density, high-bandwidth and low-power nonvolatile computing in memory (nvCIM) accelerator for deep-learning neural networks (DNN)”, 2019 IEEE International Electron Devices Meeting (IEDM), 2019.DOI
13 
W. Shim, and S. Yu, “Ferroelectric field-effect transistor-based 3-D NAND architecture for energy-efficient on-chip training accelerator”, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, vol. 7, pp. 19-25, 2021.DOI
14 
H. Jia, M. Ozatay, Y. Tang, H. Valavi, R. Pathak, and J. Lee, “A programmable neural-network inference accelerator based on scalable in-memory computing”, 2021 IEEE International Solid-State Circuits Conference (ISSCC), 2021.DOI
15 
Y.-J. Yu, J. An, I.-J. Kim, B. Kim, J.-S. Lee, and D.-W. Jee, “3D FeNAND array interface circuits for compute-in-memory applications”, International SoC Design Conference (ISOCC), 2025.DOI
16 
J. Pelgrims, K. Myny, and W. Dehaene, “A 36V ultrasonic driver for haptic feedback using advanced charge recycling achieving 0.20CV2f power consumption”, IEEE 47th European Solid State Circuits Conference (ESSCIRC), pp. 311-314, 2021.DOI