Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2026-10 (Vol.26 No.05)
  4. 10.5573/JSTS.2026.26.5.327
XML PDF INFO REF

REFERENCES

1 
V. A. Niranjan, D. Neethirajan, C. Xanthopoulos, E. De La Rosa, C. Alleyne, S. Mier, and Y. Makris, “Trim time reduction in analog/RF ICs based on inter-trim correlation”, Proceedings of the IEEE VLSI Test Symposium (VTS), pp. 1-7, 2021.DOI
2 
J.-S. Yoon, D.-I. Choi, S. Y. Park, and I.-C. Hwang, “Performance optimization of IPN in RF PLL using Bayesian optimization”, Journal of Semiconductor Technology and Science, vol. 24, no. 2, pp. 69-75, 2024.DOI
3 
T. Desautels, A. Krause, and J. W. Burdick, “Parallelizing exploration-exploitation tradeoffs in Gaussian process bandit optimization”, Journal of Machine Learning Research, vol. 15, pp. 4053-4103, 2014.URL
4 
C. Chevalier, and D. Ginsbourger, “Fast computation of the multi-points expected improvement with applications in batch selection”, Proceedings of the International Conference on Learning and Intelligent Optimization, pp. 59-69, 2013.DOI
5 
J. González, Z. Dai, P. Hennig, and N. D. Lawrence, “Batch Bayesian optimization via local penalization”, Proceedings of the International Conference on Artificial Intelligence and Statistics, vol. 51, pp. 648-657, 2016.URL
6 
T. Kathuria, A. Deshpande, and P. Kohli, “Batched Gaussian process bandit optimization via determinantal point processes”, Proceedings of the Advances in Neural Information Processing Systems 29, pp. 4206-4214, 2016.URL
7 
B. Razavi, RF Microelectronics. Upper Saddle River, NJ, USA: Prentice Hall, 2012.Google Search
8 
K. Shu, and E. Sánchez-Sinencio, CMOS PLL Synthesizers: Analysis and Design. New York, NY, USA: Springer, 2005.Google Search
9 
J. Bae, S. Kim, W. Kim, and C. Kim, “An 180 nm CMOS 1.84-to-3.62 GHz fractional-N frequency synthesizer with skewed-reset PFD for removing noise-folding effect”, IEICE Electronics Express, vol. 11, no. 15, pp. 1-8, 2014.DOI
10 
K. Lim, C.-H. Park, D.-S. Kim, and B. Kim, “A low-noise phase-locked loop design by loop bandwidth optimization”, IEEE Journal of Solid-State Circuits, vol. 35, no. 6, pp. 807-815, 2000.DOI
11 
R. Garnett, Bayesian Optimization. Cambridge, U.K.: Cambridge University Press, 2023.Google Search
12 
C. E. Rasmussen, and C. K. I. Williams, Gaussian Processes for Machine Learning. Cambridge, MA, USA: MIT Press, 2006.Google Search
13 
J. Snoek, H. Larochelle, and R. P. Adams, “Practical Bayesian optimization of machine learning algorithms”, Proceedings of Advances in Neural Information Processing Systems 25, pp. 2951-2959, 2012.URL
14 
D. Whitley, “A genetic algorithm tutorial”, Statistics and Computing, vol. 4, no. 2, pp. 65-85, 1994.DOI