Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2026-10 (Vol.26 No.05)
  4. 10.5573/JSTS.2026.26.5.307
XML PDF INFO REF

REFERENCES

1 
J. Lim, A. Rezvanitabar, R. L. Degertekin, and M. Ghovanloo, “An Impulse Radio PWM-Based Wireless Data Acquisition Sensor Interface”, IEEE Sensors Journal, vol. 19, no. 2, pp. 603-614, 2019.DOI
2 
V. N. Nguyen, X. T. Pham, and J.-W. Lee, “Three-Step Cyclic Vernier TDC Using a Pulse-Shrinking Inverter-Assisted Residue Quantizer for Low-Complexity Resolution Enhancement”, IEEE Transactions on Instrumentation and Measurement, vol. 70, pp. 1-12, 2021.DOI
3 
P. Keranen, and J. Kostamovaara, “256 × TDC Array With Cyclic Interpolators Based on Calibration-Free 2× Time Amplifier”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 66, no. 2, pp. 524-533, 2019.DOI
4 
W. Zhang, R. Ma, X. Wang, H. Zheng, and Z. Zhu, “A High Linearity TDC With a United-Reference Fractional Counter for LiDAR”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 69, no. 2, pp. 564-572, 2022.DOI
5 
V. N. Nguyen, X. T. Pham, and J.-W. Lee, “An 8.5 ps Resolution, Cyclic Vernier TDC Using a Stage-Gated Ring Oscillator and DWA-Based Dynamic Element Matching in 28 nm CMOS”, IEEE Transactions on Instrumentation and Measurement, vol. 71, pp. 1-12, 2022.DOI
6 
Y. H. Seo, J.-S. Kim, H.-J. Park, and J.-Y. Sim, “A 1.25 ps Resolution 8b Cyclic TDC in 0.13 µm CMOS”, IEEE Journal of Solid-State Circuits, vol. 47, no. 3, pp. 736-743, 2012.DOI
7 
M. Lee, and A. A. Abidi, “A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue”, IEEE Journal of Solid-State Circuits, vol. 43, no. 4, pp. 769-777, 2008.DOI
8 
H. Wang, F. F. Dai, and H. Wang, “A 330 µW 1.25ps 400fs-INL vernier time-to-digital converter with 2D reconfigurable spiral arbiter array and 2nd-order ∆Σ linearization”, 2017 IEEE Custom Integrated Circuits Conference (CICC). Austin, TX, USA, pp. 1-4, 2017.DOI
9 
J. Yu, F. F. Dai, and R. C. Jaeger, “A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13 um CMOS Technology”, IEEE Journal of Solid-State Circuits, vol. 45, no. 4, pp. 830-842, 2010.DOI
10 
Y. H. Seo, J.-S. Kim, H.-J. Park, and J.-Y. Sim, “A 0.63ps resolution, 11b pipeline TDC in 0.13µm CMOS”, Proceedings of IEEE Symposium on VLSI Circuits. Kyoto, Japan, pp. 152-153, 2011.Google Search
11 
R. Enomoto, T. Iizuka, T. Koga, T. Nakura, and K. Asada, “A 16-bit 2.0-ps Resolution Two-Step TDC in 0.18-µm CMOS Utilizing Pulse-Shrinking Fine Stage With Built-In Coarse Gain Calibration”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 1, pp. 11-19, 2019.DOI
12 
X. Wang, Z. Zhou, C. Li, J. Hu, D. Li, and Y. Liu, “A Multi-Event, 7.9-ps Resolution Time Amplification-Based TDC With an Ultra-Low Static Phase Error DLL Using Interpolator Recycling Technique for dToF Applications”, IEEE Journal of Solid-State Circuits, vol. 60, no. 8, pp. 2946-2958, 2025.DOI
13 
X. Lu, J. Wu, Z. Wnag, Y. Xiang, L. Liu, and P.-I. Mak, “A 0.013 mm2 3.2-ns Input Range 10-Bit Cyclic Time-to-Digital Converter Using Gated Ring Oscillator With Phase Domain Reset in 65-nm CMOS”, IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 71, no. 8, pp. 3635-3639, 2024.DOI