Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2026-06 (Vol.26 No.03)
  4. 10.5573/JSTS.2026.26.3.203
XML PDF INFO REF

REFERENCES

1 
S. M. Sze, 1983, VLSI technology overviews and trends, Japanese Journal of Applied Physics, Vol. 22, No. S1, pp. 3DOI
2 
J. Han, S. Choi, A. Anand, J. Kim, B. Murmann, 2021, LAYGO: A template-and-grid-based layout generation engine for advanced CMOS technologies, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 68, No. 3, pp. 1012-1022DOI
3 
B. Hoefflinger, 2020, IRDS-international roadmap for devices and systems, rebooting computing, S3S, NANO-CHIPS 2030: On-Chip AI for an Efficient Data-Driven World, pp. 9-17DOI
4 
E. Chang, 2018, BAG2: A process-portable framework for generator-based AMS circuit design, 2018 IEEE Custom Integrated Circuits Conference (CICC), pp. 1-8DOI
5 
A. M. Rinaldi, S. Carrà, M. Rampoldi, M. C. Martignoni, M. Masi, 1999, LPCVD vertical furnace optimization for undoped polysilicon film deposition, Le Journal de Physique IV, Vol. 9, No. PR8, pp. Pr8-189-Pr8-196DOI
6 
D. Sinitsky, F. Assaderaghi, C. Hu, J. Bokor, 1997, High field hole velocity and velocity overshoot in silicon inversion layers, IEEE Electron Device Letters, Vol. 18, No. 2, pp. 54-56DOI
7 
M. F. Al-Mistarihi, A. Rjoub, N. R. Al-Taradeh, 2013, Drain induced barrier lowering (DIBL) accurate model for nanoscale Si-MOSFET transistor, Proc. of 25th International Conference on Microelectronics (ICM), pp. 1-4DOI
8 
J.-H. Chen, S.-C. Wong, Y.-H. Wang, 2001, An analytic three-terminal band-to-band tunneling model on GIDL in MOSFET, IEEE Transactions on Electron Devices, Vol. 48, No. 7, pp. 1400-1405DOI
9 
R. S. Rosler, 1977, Low pressure CVD production processor for poly, nitride, and oxide, Solid State Technology, pp. 63-70DOI
10 
T. A. Badgwell, T. F. Edgar, I. Trachtenberg, 1992, Modeling and scale-up of multiwafer LPCVD reactors, AIChE Journal, Vol. 38, No. 6, pp. 926-938DOI
11 
T. Virtanen, 2021, Synthesis and Characterization of Porous Polysilicon Deposited in a Vertical LPCVD ReactorURL
12 
K. Ogawa, Y. Mino, T. Ishihara, 1989, Performance of a new vertical LPCVD apparatus, Journal of the Electrochemical Society, Vol. 136, No. 4, pp. 1103DOI
13 
V. S. Avrutin, N. F. Izumskaya, Y. M. Hartman, A. V. Andreeva, A. F. Vyatkin, N. N. Melnik, 1996, Causes of cracking of vacuum deposited thick amorphous silicon film, Materials Science and Engineering: B, Vol. 39, No. 1, pp. 21-24DOI
14 
A. Hasper, E. Oosterlaken, F. Huussen, T. Claasen-Vujcic, 1999, Advanced manufacturing equipment: A vertical batch furnace for 300-mm wafer processing, IEEE Micro, Vol. 19, No. 5, pp. 34-43DOI
15 
P. J. French, 2002, Polysilicon: a versatile material for microsystems, Sensors and Actuators A: Physical, Vol. 99, No. 1-2, pp. 3-12DOI
16 
S. Bhaviripudi, X. Jia, M. S. Dresselhaus, J. Kong, 2010, Role of kinetic factors in chemical vapor deposition synthesis of uniform large area graphene using copper catalyst, Nano Letters, Vol. 10, No. 10, pp. 4128-4133DOI
17 
G. Kawachi, S. Tsuboi, T. Okada, M. Mitani, M. Matsumura, 2006, Analysis of threshold voltage of short channel polycrystalline silicon thin-film transistors fabricated on large grains, Journal of Applied Physics, Vol. 100, No. 11DOI
18 
D. W. Greenwell, R. L. Brown, 1996, Ion implant related trends in devices and process engineering, Proc. of 11th International Conference on Ion Implantation Technology, pp. 1-4DOI
19 
T. Hoffmann, G. Doornbos, I. Ferain, N. Collaert, P. Zimmerman, M. Goodwin, 2005, GIDL (gate-induced drain leakage) and parasitic Schottky barrier leakage elimination in aggressively scaled HfO2/TiN FinFET devices, Proc. of IEEE International Electron Devices Meeting, 2005. IEDM Technical Digest, pp. 725-728DOI
20 
K. F. Roenigk, K. F. Jensen, 1985, Analysis of multicomponent LPCVD processes: deposition of pure and in situ doped poly-Si, Journal of the Electrochemical Society, Vol. 132, No. 2, pp. 448DOI
21 
W. Ohnishi, 2023, Fast and precise temperature control for a semiconductor vertical furnace via heater-cooler integration, IEEE Transactions on Semiconductor Manufacturing, Vol. 36, No. 2, pp. 197-204DOI
22 
T. A. Badgwell, I. Trachtenberg, T. F. Edgar, 1994, Modeling the wafer temperature profile in a multi-wafer LPCVD furnace, Journal of the Electrochemical Society, Vol. 141, No. 1, pp. 161-172DOI
23 
H. Fan, T. Qiu, 1998, Transient heat transfer in batch thermal reactors for silicon wafer processing, International Journal of Heat and Mass Transfer, Vol. 41, No. 11, pp. 1549-1557DOI