Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2026-06 (Vol.26 No.03)
  4. 10.5573/JSTS.2026.26.3.181
XML PDF INFO REF

REFERENCES

1 
N. Srivastava, A. K. Rajput, M. Pattanaik, G. Kaushal, 2023, An energy-efficient and robust 10T SRAM-based in-memory computing architecture, Proc. of 2023 36th of International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID), pp. 133-138DOI
2 
S. Ananthanarayanan, B. S. Reniwal, A. Upadhyay, 2023, Design and analysis of multibit multiply and accumulate (MAC) unit: An analog in-memory computing approach, Proc. of 2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID), pp. 109-114DOI
3 
Z. Wang, C. Liu, T. Nowatzki, 2022, Infinity Stream: Enabling transparent and automated in-memory computing, IEEE Computer Architecture Letters, Vol. 21, No. 2, pp. 85-88DOI
4 
A. Kneip, D. Bol, 2021, Impact of analog non-idealities on the design space of 6T-SRAM current-domain dot-product operators for in-memory computing, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 68, No. 5, pp. 1931-1944DOI
5 
H. Valavi, P. J. Ramadge, E. Nestler, N. Verma, 2019, A 64-tile 2.4-Mb in-memory-computing CNN accelerator employing charge-domain compute, IEEE Journal of Solid-State Circuits, Vol. 54, No. 6, pp. 1789-1799DOI
6 
D. Kim, Y. Jang, T. Kim, J. Park, 2022, BiMDiM: Area efficient bi-directional MRAM digital in-memory computing, Proc. of 2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS), pp. 74-77DOI
7 
M. Gupta, S. Cosemans, P. Debacker, W. Dehaene, 2023, A 2Mbit digital in-memory computing matrix-vector multiplier for DNN inference supporting flexible bit precision and matrix size achieving 612 binary TOPS/W, Proc. of ESSCIRC 2023 - IEEE 49th European Solid State Circuits Conf. (ESSCIRC), pp. 417-420DOI
8 
H. Jiang, S. Huang, W. Li, S. Yu, 2023, ENNA: An efficient neural network accelerator design based on ADC-free compute-in-memory subarrays, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 70, No. 1, pp. 353-363DOI
9 
T. Na, 2023, Ternary output binary neural network with zero-skipping for MRAM-based digital in-memory computing, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 70, No. 7, pp. 2655-2659DOI
10 
J. Chen, F. Mei, M. Liu, Y. Chen, J. Wu, 2023, A 32GS/s 7bit TI-SAR ADC in 28nm for 32Gb/s ADC-based SerDes receiver, Proc. pf 2023 IEEE 15th International Conference on ASIC (ASICON), pp. 1-4DOI
11 
D. Ahn, S. Ahn, T. Na, 2025, Area-optimized and reliable computing-in-memory platform based on STT-MRAM, IEIE Journal of Semiconductor Technology and Science, Vol. 25, No. 1, pp. 56-65DOI
12 
S. Lee, G. Lee, S. Ahn, T. Na, 2025, Analysis of low area digital up/down clipping counter for digital in-memory computing, IEEE Access, Vol. 13, pp. 32808-32818DOI
13 
B. Yan, J.-L. Hsu, P.-C. Yu, C.-C. Lee, Y. Zhang, 2022, A 1.041-Mb/mm$^2$ 27.38-TOPS/W signed-INT8 dynamic-logic-based ADC-less SRAM compute-in-memory macro in 28 nm with reconfigurable bitwise operation for AI and embedded applications, Proc. of 2022 IEEE International Solid-State Circuits Conference (ISSCC)DOI
14 
A. Porsia, G. Perlo, A. Ruospo, E. Sanchez, 2025, On the resilience of INT8 quantized neural networks on low-power RISC-V devices, Proc. of 2025 55th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W), pp. 119-122DOI
15 
D. Ahn, S. Ahn, S. Lee, T. Na, 2025, Area-efficient/low-power MRAM-PIM based on crossbar array utilizing ternary output, IEEE Transactions on Magnetics, Vol. 61, No. 12DOI