Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2026-02 (Vol.26 No.01)
  4. 10.5573/JSTS.2026.26.1.81
XML PDF INFO REF

REFERENCES

1 
Amerasekera A. , Duvvury C. , Anderson W. , Gieser H. , Ramaswamy S. , 2002, ESD in Silicon Integrated CircuitsGoogle Search
2 
Semenov O. , Sarbishaei H. , Sachdev M. , 2008, ESD Protection Device and Circuit Design for Advanced CMOS TechnologiesGoogle Search
3 
Ker M.-D. , Yen C.-C. , 2008, Investigation and design of on-chip power-rail ESD clamp circuits without suffering latchup-like failure during system-level ESD test, IEEE Journal of Solid-State Circuits, Vol. 43, No. 11, pp. 2533-2545DOI
4 
Ker M.-D. , 2006, ESD (electrostatic discharge) protection design for nanoelectronics in CMOS technology, Advanced Signal Processing, Circuit and System Design Techniques for Communications, pp. 217-279Google Search
5 
Zhang P. , Wang Y. , Jia S. , Zhang X. , 2011, A novel multi-finger layout strategy for GGnMOS ESD protection device, Proc. of the 9th IEEE International Conference on ASIC, pp. 275-278Google Search
6 
Ker M.-D. , Chen J.-H. , Hsu K.-C. , 2005, Self-substrate-triggered technique to enhance turn-on uniformity of multi-finger ESD protection devices, Proc. of the IEEE VLSI-TSA International Symposium on VLSI Technology, pp. 17-18Google Search
7 
Do K.-I. , Song B.-B. , Koo Y.-S. , 2020, A gate-grounded NMOS-based dual-directional ESD protection with high holding voltage for 12-V application, IEEE Transactions on Device and Materials Reliability, Vol. 20, No. 4, pp. 716-722DOI
8 
Ker M.-D. , Hsu K.-C. , 2005, Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits, IEEE Transactions on Device and Materials Reliability, Vol. 5, No. 2, pp. 235-249DOI
9 
Lin C.-Y. , Wu Y.-H. , Ker M.-D. , 2016, Low-leakage and low-trigger-voltage SCR device for ESD protection in 28-nm high-k metal-gate CMOS process, IEEE Electron Device Letters, Vol. 37, No. 11, pp. 1387-1390DOI
10 
Huang Y.-C. , Ker M.-D. , 2013, A latchup-immune and robust SCR device for ESD protection in 0.25-$\mu$m 5-V CMOS process, IEEE Electron Device Letters, Vol. 34, No. 5, pp. 674-676DOI
11 
Do K.-I. , Koo Y.-S. , 2020, A new SCR structure with high holding voltage and low on-resistance for 5-V applications, IEEE Transactions on Electron Devices, Vol. 67, No. 3, pp. 1052-1058DOI
12 
Lou L. , Liou J. J. , 2007, An unassisted, low-trigger-, and high-holding-voltage SCR (uSCR) for on-chip ESD-protection applications, IEEE Electron Device Letters, Vol. 28, No. 12, pp. 1120-1122DOI
13 
Seo U. Y. , Lee J. M. , Kwon S. W. , Koo Y. S. , 2024, Design of high-reliability LDO regulator incorporated with SCR-based ESD protection circuit using transient switch structure, IEICE Electronics Express, Vol. 21DOI
14 
Ker M.-D. , Chang H.-H. , 1998, How to safely apply the LVTSCR for CMOS whole-chip ESD protection without being accidentally triggered on, Proc. of the Electrical Overstress/Electrostatic Discharge Symposium, pp. 72-85Google Search