Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2025-12 (Vol.25 No.06)
  4. 10.5573/JSTS.2025.25.6.711
XML PDF INFO REF

REFERENCES

1 
Lee Y., Seong T., Lee J., Hwang C., Park H., Choi J., 2020, A -240dB-FoMjitter and -115dBc/Hz PN @ 100kHz, 7.7GHz ring-DCO-based digital PLL osing P/I-gain co-optimization and sequence-rearranged optimally spaced TDC for flicker-noise reduction, Proc. of 2020 IEEE International Solid-State Circuits Conference (ISSCC)Google Search
2 
Thaller E., Levinger R., Shumaker E., Farber A., Bershansky S., Gerson N., 2021, A K-Band 12.1 to 16.6GHz subsampling ADPLL with 47.3fsrms jitter based on a stochastic flash TDC and coupled dual-core DCO in 16nm FinFET CMOS, Proc. of 2021 IEEE International Solid-State Circuits Conference (ISSCC)DOI
3 
Li H., Xu T., Meng X., Yin J., Martins R. P., Mak P.-I., 2024, A 23.2-to-26GHz sub-sampling PLL achieving 48.3fsrms jitter, -253.5dB FoMJ, and 0.55μs locking time based on a function-reused VCO-buffer and a type-I FLL with rapid phase alignment, Proc. of 2024 IEEE International Solid-State Circuits Conference (ISSCC)DOI
4 
Dartizio S. M., Castoro G., Gallucci S., Rossoni M., Moleri R., Tesolin F., Salvi P., Karman S., Lacaita A. L., Levantino S., 2025, A 380 μW and -242.8 dB FoM digital-PLL-based GFSK modulator with sub-20 μs settling frequency hopping for bluetooth low-energy in 22 nm CMOS, Proc. of 2025 IEEE International Solid-State Circuits Conference (ISSCC)Google Search
5 
Dudek P., Szczepański S., Hatfield J. V., 2000, A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line, IEEE Transactions on Solid-State Circuits, Vol. 35, No. 2, pp. 240-247DOI
6 
Yao C.-W., Willson A. N., 2013, A 2.8-3.2-GHz fractional-digital PLL with ADC-assisted TDC and inductively coupled fine-tuning DCO, IEEE Journal of Solid-State Circuits, Vol. 48, No. 3, pp. 698-710DOI
7 
Yao C.-W., Ni R., Lau C., Wu W., Godbole K., Zuo Y., 2017, A 14-nm 0.14-psrms fractional-N digital PLL with a 0.2-ps resolution ADC-assisted coarse/fine-conversion chopping TDC and TDC nonlinearity calibration, IEEE Journal of Solid-State Circuits, Vol. 52, No. 1, pp. 31-47DOI
8 
Lee S.-J., Kim B., Lee K., 1997, A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme, IEEE Journal of Solid-State Circuits, Vol. 32, No. 2, pp. 289-291DOI
9 
Seo Y.-H., Kim J.-S., Park H.-J., Sim J.-Y., 2012, A 1.25 ps resolution 8b cyclic TDC in 0.13 μm CMOS, IEEE Journal of Solid-State Circuits, Vol. 47, No. 3, pp. 736-743DOI
10 
Kim J.-S., Seo Y.-H., Suh Y., Park H.-J., Sim J.-Y., 2013, A 300-MS/s, 1.76-ps-resolution, 10-b asynchronous pipelined time-to-digital converter with on-chip digital background calibration in 0.13-μm CMOS, IEEE Journal of Solid-State Circuits, Vol. 48, No. 2, pp. 516-526DOI
11 
Kim K., Yu W., Cho S., 2014, A 9-bit, 1.12-ps resolution 2.5 b/stage pipelined time-to-digital converter in 65 nm CMOS using time-register, IEEE Journal of Solid-State Circuits, Vol. 49, No. 4, pp. 1007-1016DOI
12 
Lee J., Moon Y., 2015, The design of a 0.15 ps high-resolution time-to-digital converter, Journal of Semiconductor Technology and Science, Vol. 15, No. 3, pp. 505-512DOI