Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2025-12 (Vol.25 No.06)
  4. 10.5573/JSTS.2025.25.6.679
XML PDF INFO REF

REFERENCES

1 
2022, JEDEC Solid State Technology Association, NAND Flash Interface InteroperabilityGoogle Search
2 
Chung C. C., Sheng D., Li C. J., 2015, A wide-range low-cost all-digital duty-cycle corrector, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 23, No. 11, pp. 2487-2496DOI
3 
Ryu K., Jung D. H., Jung S. O., 2014, Process-variation-calibrated multiphase delay locked loop with a loop-embedded duty cycle corrector, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 61, No. 1, pp. 1-5DOI
4 
Kang K. T., Kim S. Y., Kim S. J., Lee D. S., Yoo S. S., Lee K. Y., 2018, A 0.33-1 GHz open-loop duty cycle corrector with digital falling edge modulator, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 65, No. 12, pp. 1949-1953DOI
5 
Rahkonen T. E., Kostamovaara J. T., 1993, The use of stabilized CMOS delay lines for the digitization of short time intervals, IEEE Journal of Solid-State Circuits, Vol. 28, No. 8, pp. 887-894DOI
6 
Dudek P., Szczepanski S., Hatfield J. V., 2000, A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line, IEEE Journal of Solid-State Circuits, Vol. 35, No. 2, pp. 240-247DOI
7 
Andersson N. U., Vesterbacka M., 2014, A Vernier time-to-digital converter with delay latch chain architecture, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 61, No. 10, pp. 773-777DOI
8 
Vercesi L., Liscidini A., Castello R., 2010, Two-dimensions Vernier time-to-digital converter, IEEE Journal of Solid-State Circuits, Vol. 45, No. 8, pp. 1504-1512DOI
9 
Lu P., Wu Y., Andreani P., 2016, A 2.2-ps two-dimensional gated-Vernier time-to-digital converter with digital calibration, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 63, No. 11, pp. 1019-1023DOI
10 
Yuan F., 2022, Metastability correction techniques for TSPC-DFF with applications in Vernier TDC, Proc. of IEEE International Symposium on Circuits and Systems, pp. 1449-1452DOI
11 
Yuh J. H., Li Y.-L. J., Li H., Oyama Y., Csu C., Anantula P., Jeong G. Y. S., Amarnath A., 2023, A 1-Tb 4-b/cell 4-plane 162-layer 3-D Flash memory with 2.4-Gb/s IO interface, IEEE Journal of Solid-State Circuits, Vol. 58, No. 1, pp. 316-328DOI
12 
Wu B., Zhu S., Zhou Y., Chiu Y., 2018, A 9-bit 215 MS/s folding flash time-to-digital converter based on redundant number system in 45-nm CMOS, IEEE Journal of Solid-State Circuits, Vol. 53, No. 3, pp. 839-849DOI
13 
Molaei H., Hajsadeghi K., 2019, A 5.3-ps, 8-b time to digital converter using a new gain-reconfigurable time amplifier, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 66, No. 3, pp. 352-356DOI
14 
Chung H., Hyun M., Kim J., 2021, A 360-fs-time-resolution 7-bit stochastic time-to-digital converter with linearity calibration using dual time offset arbiters in 65-nm CMOS, IEEE Journal of Solid-State Circuits, Vol. 56, No. 3, pp. 940-949DOI