Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2025-10 (Vol.25 No.05)
  4. 10.5573/JSTS.2025.25.5.556
XML PDF INFO REF

References

1 
H. Jun, J. Cho, H. Lee, and S. Lee, ``HBM (high bandwidth memory) DRAM technology and architecture,'' Proc. of the 2017 IEEE International Memory Workshop (IMW), pp. 1-4, May 2017.DOI
2 
J. Michailos, A. N. Other, and B. Smith, ``New challenges and opportunities for 3D integrations,'' Proc. of the 2015 IEEE International Electron Devices Meeting (IEDM), pp. 8.5.1-8.5.4, Dec. 2015.DOI
3 
S. W. Park, S. K. Hong, S. E. Kim, and J. K. Park, ``First demonstration of enhanced Cu–Cu bonding at low temperature with ruthenium passivation layer,'' IEEE Access, vol. 12, pp. 1-8, Jan. 2024.DOI
4 
Z. Ma, Z. Yan, Y. Xiong, M. Zhang, and G. Shi, ``A novel segmented equivalent circuit modeling method of TSV in 3D-IC,'' Proc. of the 2013 5th IEEE International Symposium on Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications, pp. 646-649, Oct. 2013.DOI
5 
Z. Gong and R. Rashidzadeh, ``TSV extracted equivalent circuit model and an on-chip test solution,'' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 35, no. 4, pp. 679-690, Apr. 2015.DOI
6 
Y. Kagawa, T. Arai, M. Kawashima, and H. Matsumoto, ``Novel stacked CMOS image sensor with advanced Cu–Cu hybrid bonding,'' Proc. of the 2016 IEEE International Electron Devices Meeting (IEDM), pp. 8.4.1-8.4.4, Dec. 2016.DOI
7 
T. Nigussie, T.-H. Pan, S. Lipa, W. S. Pitts, J. DeLaCruz, and P. Franzon, ``Design benefits of hybrid bonding for 3D integration,'' Proc. of the 2021 IEEE 71st Electronic Components and Technology Conference (ECTC), pp. 1876-1881, Jun. 2021.DOI
8 
G. Gao, J. Smith, L. Wang, and K. Lee, ``Scaling package interconnects below 20 µm pitch with hybrid bonding,'' Proc. of the 2018 IEEE 68th Electronic Components and Technology Conference (ECTC), pp. 314-322, May 2018.DOI
9 
B. Ayoub, M. Dupont, L. Robert, and J. Moreau, ``Impact of process variations on the capacitance and electrical resistance down to 1.44 µm hybrid bonding interconnects,'' Proc. of the 2020 IEEE 22nd Electronics Packaging Technology Conference (EPTC), pp. 453-458, Dec. 2020.DOI
10 
R. Taibi, P. Leduc, F. Rieutord, and J. Morand, ``Full characterization of Cu/Cu direct bonding for 3D integration,'' Proc. of the 2010 60th IEEE Electronic Components and Technology Conference (ECTC), pp. 219-225, Jun. 2010.DOI
11 
M. Fretz and G. S. Durante, ``Simulation of daisy-chain flip-chip interconnections,'' Proc. of the COMSOL Conference, Nov. 2009.URL
12 
J. Jourdon, S. Lhostis, S. Moreau, N. Bresson, P. Salome, and H. Fremont, ``Evaluation of hybrid bonding interface quality by contact resistivity measurement,'' IEEE Transactions on Electron Devices, vol. 66, no. 6, pp. 2699-2703, Jun. 2019.DOI
13 
S. Lhostis, J. Jourdon, N. Bresson, and H. Fremont, ``Reliable 300 mm wafer-level hybrid bonding for 3D stacked CMOS image sensors,'' in Proc. of the 2016 IEEE 66th Electronic Components and Technology Conference (ECTC), pp. 869-876, Jun. 2016.DOI
14 
L. Arnaud, S. Lhostis, P. Leduc, and N. Bresson, ``Fine-pitch 3D interconnections with hybrid bonding technology: from process robustness to reliability,'' in Proc. of the 2018 IEEE International Reliability Physics Symposium (IRPS), pp. 4D.4-1-4D.4-7, Mar. 2018.DOI
15 
J. Jourdon, S. Lhostis, L. Arnaud, and N. Bresson, ``Hybrid bonding for 3D stacked image sensors: impact of pitch shrinkage on interconnect robustness,'' in Proc. of the 2018 IEEE International Electron Devices Meeting (IEDM), pp. 7.3.1-7.3.4, Dec. 2018.DOI
16 
M. Tsai, W. Tsai, S. Shue, C. Yu, and M. Liang, ``Reliability of dual-damascene Cu metallization,'' in Proc. of the IEEE 2000 International Interconnect Technology Conference (Cat. No. 00EX407), pp. 214-216, Jun. 2000.DOI
17 
S. Lakshminarayanan, T. C. Lee, R. M. Todi, and J. W. Mayer, ``Contact and via structures with copper interconnects fabricated using dual-damascene technology,'' IEEE Electron Device Letters, vol. 15, no. 8, pp. 307-309, Aug. 1994.DOI
18 
Z. Lu and S. Lu, ``3D FEM calculation for electric field of aluminum electrolysis cell based on ANSYS,'' in Proc. of the 2012 International Conference on Computer Science and Electronics Engineering, vol. 3, pp. 674-678, Mar. 2012.DOI
19 
X. Guo, Y. Tian, S. Wang, and C. Wang, ``Parallel-gap resistance thick-wire bonding for vertical interconnection in 3D assembly,'' in Proc. of the 2014 15th International Conference on Electronic Packaging Technology (ICEPT), pp. 6-9, Aug. 2014.DOI
20 
S. Lee, J. Kim, H. Park, and K. Choi, ``A study on memory stack process by hybrid copper bonding (HCB) technology,'' in Proc. of the 2022 IEEE 72nd Electronic Components and Technology Conference (ECTC), pp. 1085-1089, Jun. 2022.DOI
21 
Y. Kagawa, S. Lee, J. Jourdon, and N. Bresson, ``Cu–Cu wiring: the novel structure of Cu–Cu hybrid bonding,'' in Proc. of the 2023 IEEE 73rd Electronic Components and Technology Conference (ECTC), pp. 103-108, May 2023.DOI
22 
R. Chau, ``Process and packaging innovations for Moore’s law continuation and beyond,'' in Proc. of the 2019 IEEE International Electron Devices Meeting (IEDM), pp. 1-6, Dec. 2019.DOI