Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2025-10 (Vol.25 No.05)
  4. 10.5573/JSTS.2025.25.5.517
XML PDF INFO REF

References

1 
C.-C. Liu and M.-C. Huang, ``A 0.46 mW 5 MHz-BW 79.7 dB-SNDR noise-shaping SAR ADC with dynamic-amplifier-based FIR-IIR filter,'' Proc. of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, USA, pp. 466-467, 2017.DOI
2 
G. L. Baldwin and J. L. McCreary, ``An MOS digitally controlled analog attenuator for voiceband signals,'' IEEE Journal of Solid-State Circuits, vol. 14, no. 1, pp. 74-80, Feb. 2003.DOI
3 
N. C. Chen, P. Y. Chou, H. Graeb, and M. P. H. Lin, ``High-density MOM capacitor array with novel mortise-tenon structure for low-power SAR ADC,'' Proc. of Design, Automation & Test in Europe Conference & Exhibition (DATE), Lausanne, Switzerland, pp. 1757-1762, 2017.DOI
4 
K. Y. Chung, K. H. Baek, and B. K. Choi, ``A SAR ADC with segment binary weighted attenuation capacitor DAC layout technique,'' Proc. of 18th International SoC Design Conference (ISOCC), Jeju Island, Korea, pp. 389-390, 2021.DOI
5 
Z. H. Chen, Y. C. Zhang, W. G. Lu, and Z. J. Chen, “A 12-bit 1-MS/s SAR ADC using Vcm-based split MSB switching and segmented CDAC,” in IEEE 17th International Conference on Solid-State & Integrated Circuit Technology (ICSICT), Zhuhai, China, pp. 1-3, 2024.DOI
6 
S. Lee, H. Kang, and M. Lee, ``A 2.72-fJ/conversion-step 13-bit SAR ADC with wide common-mode complementary split pre-amplifier comparator and grounded-finger CDAC,'' IEEE Journal of Solid-State Circuits, vol. 59, no. 12, pp. 1-10, Dec. 2024.DOI
7 
M. P. H. Lin, Y. T. He, V. W. H. Hsiao, R. G. Chang, and S. Y. Lee, ``Common-centroid capacitor layout generation considering device matching and parasitic minimization,'' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 7, pp. 991-1002, Jun. 2013.DOI
8 
F. Burcea, H. Habal, and H. E. Graeb, ``A new chessboard placement and sizing method for capacitors in a charge-scaling DAC by worst-case analysis of nonlinearity,'' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 35, no. 9, pp. 1397-1410, Dec. 2015.DOI
9 
Y. X. Ding, F. Burcea, H. Habal, and H. E. Graeb, ``PASTEL: Parasitic matching-driven placement and routing of capacitor arrays with generalized ratios in charge-redistribution SAR-ADCs,'' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 7, pp. 1372-1385, Apr. 2019.DOI
10 
M. Liu, X. Tang, K. Zhu, H. Chen, N. Sun, and D. Z. Pan, ``OpenSAR: An open source automated end-to-end SAR ADC compiler,'' Proc. of IEEE/ACM International Conference on Computer Aided Design (ICCAD), Munich, Germany, pp. 1-9, 2021.DOI
11 
J. Han, W. Bae, E. Chang, Z. Wang, B. Nikolić, and E. Alon, ``LAYGO: A template-and-grid-based layout generation engine for advanced CMOS technologies,'' IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 68, no. 3, pp. 1012-1022, Jan. 2021.DOI
12 
Y. H. Tsai and S. I. Liu, ``A 0.0067-mm2 12-bit 20-MS/s SAR ADC using digital place-and-route tools in 40-nm CMOS,'' IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 30, no. 7, pp. 905-914, May 2022.DOI
13 
Y. H. Tsai and S. I. Liu, ``A 0.0072-mm2 10-bit 100-MS/s calibration-free SAR ADC using digital place-and-route tools in 40-nm CMOS,'' Proc. of International VLSI Symposium on Technology, Systems and Applications (VLSI-TSA/VLSI-DAT), Hsinchu, Taiwan, pp. 1-4, 2023.DOI
14 
N. Karmokar, A. K. Sharma, J. Poojary, M. Madhusudan, R. Harjani, and S. S. Sapatnekar, ``Constructive placement and routing for common-centroid capacitor arrays in binary-weighted and split DACs,'' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 42, no. 9, pp. 2782-2795, Jan. 2023.DOI
15 
C. Laoudias, G. Souliotis, and F. Plessas, ``A high ENOB 14-bit ADC without calibration,'' Electronics, vol. 13, no. 3, 570, Jan. 2024.DOI
16 
W. Zhu, L. Wang, Y. Chen, and H. Chen, ``Research on the substitution of MIM capacitors and MOM capacitors on 12-inch 90-nm BCD process,'' Proc. of Conference of Science and Technology for Integrated Circuits (CSTIC), Shanghai, China, pp. 1-3, 2024.DOI
17 
D. Kumaradasan, S. K. Kar, and S. Sarkar, ``A low-power 10-bit SAR ADC with an integrated CDAC and C-MOSCAP DAC for implantable pacemakers,'' Proc. of 28th International Symposium on VLSI Design and Test (VDAT), Vellore, India, pp. 1-6, 2024.DOI
18 
W. H. Hsiao, Y. T. He, M. P. H. Lin, R. G. Chang, and S. Y. Lee, ``Automatic common-centroid layout generation for binary-weighted capacitors in charge-scaling DAC,'' in International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Seville, Spain, pp. 173-176, 2012.DOI
19 
M. P. H. Lin, V. W. H. Hsiao, and C. Y. Lin, ``Parasitic-aware sizing and detailed routing for binary-weighted capacitors in charge-scaling DAC,'' in Proceedings of the 51st Annual Design Automation Conference (DAC), San Francisco, USA, pp. 1-6, 2014.DOI