Z. Wang, L. Ye, Y. Liu, P. Zhou, Z. Tan, and H. Fan, ``12.1 A 148 nW general-purpose event-driven intelligent wake-up chip for AIoT devices using asynchronous spike-based feature extractor and convolutional neural network,'' Proc. of IEEE International Solid-State Circuits Conference, pp. 436-438, 2021.

T.-Y. J. Chang, Y.-H. Chen, K. Reddy, N. Puri, T. Masina, and K.-C. Lin, ``A 38.1 Mb/mm$^2$ SRAM in a 2 nm CMOS nanosheet technology for high-density and energy-efficient compute,'' Proc. of IEEE International Solid-State Circuits Conference, vol. 68, pp. 492–494, 2025.

B. Vermeersch, E. Bury, Y. Xiang, P. Schuddinck, K. K. Bhuwalka, and G. Hellings, ``Self-heating in iN8–iN2 CMOS logic cells: Thermal impact of architecture (FinFET, nanosheet, forksheet and CFET) and scaling boosters,'' Proc. of IEEE Symposium on VLSI Technology and Circuits, pp. 371-372, 2022.

Y. Zhang, C. Xue, X. Wang, T. Liu, J. Gao, and P. Chen, ``Single-mode CMOS 6T-SRAM macros with keeper-loading-free peripherals and row-separate dynamic body bias achieving 2.53 fW/bit leakage for AIoT sensing platforms,'' Proc. of IEEE International Solid-State Circuits Conference, pp. 184-186, 2022.

M. Yabuuchi, K. Nii; S. Tanaka, Y. Shinozaki, Y. Yamamoto, and T. Hasegawa, ``A 65 nm 1.0 V 1.84 ns silicon-on-thin-box (SOTB) embedded SRAM with 13.72 nW/Mbit standby power for smart IoT,'' Proc. of IEEE Symposium on VLSI Technology, pp. C220-C221, 2017.

D. Ha, and H.-S. Kim, ``Prospective innovation of DRAM, flash, and logic technologies for digital transformation (DX) era,'' Proc. of IEEE Symposium on VLSI Technology and Circuits, pp. 417-418, 2022.

J. W. Jeong, Y.-E. Choi, W.-S. Kim, J.-H. Park, S. Kim, S. Shin, K. Lee, J. Chang, S.-J. Kim, and K. R. Kim, ``Tunnelling-based ternary metal–oxide–semiconductor technology,'' Nature Electronics, vol. 2, no. 7, pp. 307–312, 2019.

Y.-E. Choi, W.-S. Kim, M. Kim, M. W. Ryu, and K. R. Kim, ``Low power and high density ternary-SRAM for always-on applications,'' Proc. of Device Research Conference, pp. 1-2, 2023.

W.-S. Kim, Y.-E. Choi, M. Kim, M. W. Ryu, and K. R. Kim, ``Energy efficient ternary device in 28-nm CMOS technology with excellent short-channel effect immunity and variation tolerance characteristics,'' Proc. of Device Research Conference, pp. 1-2, 2023.

M. Kim, H. Jeong, W.-S. Kim, Y. Jeong, Y.-E. Choi, J. Park, M. W. Ryu, Y. K. Lee, K. LEE, and K. R. Kim, ``A 28-nm 323 TOPS/mm 2/b and 2007 TOPS/W/b ternary latch based sparsity-aware CIM macro with double-sampling ternary ADC,'' Proc. of IEEE Asian Solid-State Circuits Conference, pp. 1-3, 2024.

R. Ranica, N.Planes, V. Huard, O. Weber, D. Noblet, D. Croain, F. Giner, S. Naudet, P. Mergault, S. Ibars, A. Villaret, M. Parra, S. Haendler, M. Quoirin, F. Cacho, C. Julien, F. Terrier, L. Ciampolini, D. Turgis, C. Lecocq, and F. Arnaud, ``28 nm FDSOI technology sub-0.6 V SRAM Vmin assessment for ultra low voltage applications,'' Proc. of IEEE Symposium on VLSI Circuits, pp. 1-2, 2016.

F. Tachibana, O. Hirabayashi, Y. Takeyama, M. Shizuno, A. Kawasumi, A. Suzuki, Y. Niki, S. Sasaki, T. Yabe, and Y. Unekawa, ``A 27% active and 85% standby power reduction in dual-power-supply SRAM using BL power calculator and digitally controllable retention circuit,'' Proc. of IEEE International Solid-State Circuits Conference, pp. 320-321, 2013.

J. Wang, H. An, Q. Zhang, H. S. Kim, D. Blaauw, and D. Sylvester, ``1.03 pW/b ultra-low leakage voltage-stacked SRAM for intelligent edge processors,'' Proc. of IEEE Symposium on VLSI Circuits, pp. 1-2, 2020.

K. R. Kim, J. W. Jeong, Y.-E. Choi, W.-S. Kim, and J. Chang, ``Multi-valued logic device technology; Overview, status, and its future for peta-scale information density,'' Journal of Semiconductor Engineering, vol. 1, no. 1, pp. 57–63, 2020.

S. Kim, K. Lee, J.-H. Lee, D. Kwon, and B.-G. Park, ``Vertically stacked gate-all-around structured tunneling-based ternary-CMOS,'' IEEE Transactions on Electron Devices, vol. 67, no. 9, pp. 3889-3893, 2020.

J. Zhang, J. Frougier, A. Greene, X. Miao, L. Yu, R. Vega, P. Montanini, C. Durfee, A. Gaul, S. Pancharatnam, C. Adams, H. Wu, H. Zhou, T. Shen, R. Xie, M. Sankarapandian, J. Wang, K. Watanabe, R. Bao, X. Liu, C. Park, H. Shobha, P. Joseph, D. Kong, A. Arceo De La Pena, J. Li, R. Conti, D. Dechene, N. Loubet, R. Chao, T. Yamashita, R. Robison, V. Basker, K. Zhao, D. Guo, B. Haran, R. Divakaruni, and H. Bu, ``Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,'' Proc. of IEEE International Electron Devices Meeting, pp. 11.6.1-11.6.4, 2019.