Mobile QR Code QR CODE

References

1 
M. D. Ker and C. C. Yen, ``Investigation and design of on-chip power-rail ESD clamp circuits without suffering latch up-like failure during system-level ESD test,'' IEEE Journal of Solid-State Circuits, vol. 43, no. 11, pp. 2533- 2545, 2008.DOI
2 
F. Xu, T. J. Han, D. Jiang, L. M. Tolbert, F. Wang, J.Nagashima, S. J. Kim, S. Kulkarni, and F. Barlow, ``Development of a SiC JFET- based six-pack power module for a fully integrated inverter,'' IEEE Transactions on Power Electronics, vol. 28, no. 3, pp. 1464-1478, Mar. 2013, doi: 10.1109/ TPEL.2012.2205946.DOI
3 
S. Ji, Z. Zhang, and F. Wang, ``Overview of high voltage SiC power semiconductor devices: Development and application,'' CES Transactions on Electrical Machines and Systems, vol. 1, no. 3, pp. 254-264, Sep. 2017.DOI
4 
B. J. Baliga, Silicon Carbide Power Device, World Scientific, Cleveland, OH, USA, 2006URL
5 
O. Semenov, H. Sarbishaei, and M. Sachdev, ESD Protection Device and Circuit Design for Advanced CMOS Technologies, Springer, New York, NY, USA, 2008.URL
6 
K.-W. Chu, W.-S. Lee, C.-Y. Cheng, C.-F. Huang, F. Zhao, L.-S. Lee, Y.-S. Chen, C.-Y. Lee, and M.-J. Tsai, ``Demonstration of lateral IGBTs in 4H-SiC,'' IEEE Electron Device Letters , vol. 34, no. 2, pp. 286-288, Feb. 2013, doi: 10.1109/LED.2012.2230240.DOI
7 
A. Merkert, T. Krone, and A. Mertens, ``Characterization and scalable modeling of power semiconductors for optimized design of traction inverters with Si- and SiC-devices,'' IEEE Transactions on Power Electronics, vol. 29, no. 5, pp. 2238-2245, May 2014.DOI
8 
O. Quittard, Z. Mrcarica, F. Blanc, G. Noterm ans, T. Smedes, and H.van Zwol, ``ESD protection for high-voltage CMOS technologies,'' Proc. of Conference: Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), pp.77-86, 2006.URL
9 
M. Bhatnagar and B. J. Baliga, ``Comparison of 6H-SiC, 3C-SiC, and Si for power devices,'' IEEE Transactions on Electron Devices, vol. 40, no. 3, pp. 645-655, Mar. 1993.DOI
10 
K.-I. Do, B.-S. Lee, and Y.-S. Koo, ``Study on 4H-SiC GGNMOS based ESD protection circuit with low trigger voltage using gate-body floating technique for 70-V applications,'' IEEE Electron Device Letters, vol. 40, no. 2, pp. 283-286, Feb. 2019, doi: 10.1109/LED.2018.2885846.DOI
11 
K. -I. Do, B. Lee, S. G. Kim, and Y. -S. Koo, ``Design of 4H-SiC-based silicon-controlled rectifier with high holding voltage using segment topology for high-voltage ESD protection,'' IEEE Electron Device Letters, vol. 41, no. 11, pp. 1669-1672, Nov. 2020.DOI
12 
W.-Y. Chen, M.-D. Ker, and Y.-J. Huang, ``Investigation on the validity of holding voltage in high-voltage devices measured by transmission- line-pulsing (TLP),'' IEEE Electron Device Letters, vol. 29, no. 7, pp. 762-764, Jul. 2008.DOI
13 
A. Amerasekera, C. Duvvury, W. Anderson, H. Gieser, and S. Ramaswamy, ESD in Silicon Integrated Circuits, Wiley, Chichester, U.K., 2002.DOI