Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2025-08 (Vol.25 No.04)
  4. 10.5573/JSTS.2025.25.4.420
XML PDF INFO REF

References

1 
D. Resnati, A. Mannara, G. Nicosia, G. M. Paolucci, P. Tessariol, and A. S. Sponelli, ``Characterization and modeling of temperature effects in 3-D NAND flash arrays—Part I: polysilicon-induced variability,'' IEEE Transactions on Electron Devices, vol. 65, no. 8, pp. 3199–206, Aug. 2018.DOI
2 
Y. Zhang, L. Jin, D. Jiang, X. Zou, H. Liu, and Z. Huo, ``A novel read scheme for read disturbance suppression in 3D NAND flash memory,'' IEEE Electron Device Letters, vol. 38, no. 12, pp. 1669–1672, Dec. 2017.DOI
3 
Y. Kim and M. Kang, ``Down-coupling phenomenon of floating channel in 3D NAND flash memory,'' IEEE Electron Device Letters, vol. 37, no. 12, pp. 1566–1569, Dec. 2016.DOI
4 
L. Larcher, A. Padovani, P. Pavan, P. Fantini, A. Calderonu, and A. Mauri, ``Modeling NAND Flash memories for IC design,'' IEEE Electron Device Letters, vol. 29, pp. 1152–1154, Oct. 2008.DOI
5 
M. Kang, I. H. Park, I. J. Chang, K. Lee, S. Seo, and B.-G. Park, ``An accurate compact model considering direct-channel interference of adjacent cells in sub-30-nm NAND flash technologies,'' IEEE Electron Device Letters, vol. 33, no. 8, pp. 1114–1116, Aug. 2012.DOI
6 
M. Kim, L. Myeong, J. Kim, M. Kang, J. Jeon, and H. Shin, ``BSIMCMG modeling for 3D NAND cell with macaroni channel,'' Proc. of Electron Devices Technology and Manufacturing Conference (EDTM), Singapore, pp. 288–290, Mar. 2019.DOI
7 
S. Sahay and D. Strukov, ``A behavioral compact model for static characteristics of 3D NAND flash memory,'' IEEE Electron Device Letters, vol. 40, no. 4, pp. 558-561, April 2019.DOI
8 
G. Pahwa, D. Rajasekharan, C. K. Dabhi, et al., BSIM‑ CMG 111.2.1 Multi‑Gate MOSFET Compact Model Technical Manual, BSIM Group, UC Berkeley, CA, USA, released 6 June 2022. [Online]. Available: http://bsim.berkeley.edu/models/bsimcmg/URL
9 
J. Park, J. N. Kim, S. Lee, G.-J. Kim, N. Lee, and R.-H. Baek, ``Current-voltage modeling of DRAM cell transistor using genetic algorithm and deep learning,'' IEEE Access, vol 12, pp. 23881-23886, Jan. 2024.DOI
10 
Y. Li and Y.-Y. Cho, ``Intelligent BSIM4 model parameter extraction for sub-100 nm MOSFET era,'' Japanese Journal of Applied Physics, vol. 43, no. 4S, 1717, Apr. 2004.DOI
11 
Q. Zhou, W. Yao, W. Wu, X. Li, Z. Zhu, and G. Gildenblat, ``Parameter extraction for the PSP MOSFET model by the combination of genetic and Levenberg–Marquardt algorithms,'' Proc. of IEEE International Conference on Microelectronic Test Structures, pp. 137–142, Mar. 2009.DOI
12 
SentaurusTM Device User Guide, Synopsys Inc., Mountain View, CA, USA, Dec. 2023.URL
13 
G. Malavena, A. L. Lacaita, A. S. Spinelli, and C. M. Compagnoi, ``Investigation and compact modeling of the time dynamics of the GIDL-assisted increase of the string potential in 3-D NAND flash arrays,'' IEEE Transactions on Electron Devices, vol. 65, no. 7, pp. 2804-2811 Jul. 2018.DOI
14 
Y. Li, ``An automatic parameter extraction technique for advanced CMOS device modeling using genetic algorithm,'' Microelectronic Engineering, vol. 84, no. 2, pp. 260-272, Feb. 2007.DOI
15 
Spectre Circuit Simulator User Guide, Cadence Design Systems Inc., San Jose, CA, USA, Feb. 2023.URL
16 
S.-M. Joe, J.-H. Yi, S.-K. Park, H.-I. Kwon, and J.-H. Lee, ``Position-dependent threshold-voltage variation by random telegraph noise in NAND flash memory strings,'' IEEE Electron Device Letter, vol. 31, no. 7, pp. 635-637, Jul. 2010.DOI
17 
K. T. Kim, S. W. An, H. S. Jung, K.-H. Yoo, and T. W. Kim, ``The effects of taper-angle on the electrical characteristics of vertical NAND flash memories,'' IEEE Electron Device Letters, vol. 38, no. 10, pp. 1375–1378, Oct. 2017.DOI
18 
D. Yoon, J. Sim, and Y. Song, ``Mechanical stress in a tapered channel hole of 3D NAND flash memory,'' Microelectronics Reliability, vol. 143, 114941, Apr. 2023.DOI