Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2025-08 (Vol.25 No.04)
  4. 10.5573/JSTS.2025.25.4.384
XML PDF INFO REF

References

1 
X. Zhang and K. K. Parhi, ``High-speed VLSI architectures for the AES algorithm,'' IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 9, pp. 957–967, 2004.DOI
2 
A. Prathiba and V. S. K. Bhaaskaran, ``Lightweight S-box architecture for secure internet of things,'' Information, vol. 9, no. 1, 13, 2018.DOI
3 
A. Prathiba and V. S. K. Bhaaskaran, ``Hardware footprints of S-box in lightweight symmetric block ciphers for IoT and CPS information security systems,'' Integration, vol. 69, pp. 266–278, 2019.DOI
4 
V. S. K. Bhaaskaran and J. P. Raina, ``Pre-resolve and sense adiabatic logic for 100 Khz To 500 Mhz frequency classes,'' Journal of Circuits, Systems and Computers, vol. 21, no. 5, 1250045, 2012.DOI
5 
V. S. K. Bhaaskaran and J. P. Raina, ``Differential cascode adiabatic logic structure for low power,'' Journal of Low Power Electronics, vol. 4, no. 2, pp. 178-190, 2008.DOI
6 
V. S. Kanchana Bhaaskaran, "Dynamic pre-resolve charge recovery logic," Indian Patent 883/CHE/2011A, 2011.URL
7 
V. S. K. Bhaaskaran and B. P. Bhuvana, ``Energy efficient pass transistor adiabatic logic,'' 2017.URL
8 
V. S. K. Bhaaskaran, ``Energy recovery performance of quasi-adiabatic circuits using lower technology nodes,'' Proc. of India International Conference on Power Electronics 2010 (IICPE2010), 2011.DOI
9 
V. S. K. Bhaaskaran and J. P. Raina, ``Two-phase sinusoidal power-clocked quasi-adiabatic logic circuits,'' Journal of Circuits, Systems and Computers, vol. 19, no. 2, pp. 335–347, 2010.DOI
10 
S. Kim, C. H. Ziesler, S. Member, M. C. Papaefthymiou, and S. Member, ``A True single-phase energy-recovery multiplier,'' IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, no. 2, pp. 194–207, 2003.DOI
11 
A. J. Banu and A. Prathiba, ``Non-profiled partial nibble recovery on power attack resilient adiabatic PRESENT block cipher through AI vulnerability assessment,'' IEEE Access, vol. 13, pp. 85543-85562, 2025.DOI
12 
P. Teichmann, J. Fischer, F. R. Chouard, and D. Schmitt-Landsiedel, ``Design of ultra-low-power arithmetic structures in adiabatic logic,'' Proc. of International Symposium on Integrated Circuits, pp. 365–368, 2007.DOI
13 
P. Teichmann, Adiabatic Logic Future Trend and System Level Perspective, Springer Series in Advanced Microelectronics, 2012.URL
14 
C. Monteiro, Y. Takahashi, and T. Sekine, ``Charge-sharing symmetric adiabatic logic in countermeasure against power analysis attacks at cell level,'' Microelectronics Journal, vol. 44, no. 6, pp. 496–503, 2013.DOI
15 
S. D. Kumar, H. Thapliyal, and A. Mohammad, ``EE-SPFAL: A novel energy-efficient secure positive feedback adiabatic logic for DPA resistant RFID and smart card,'' IEEE Transactions on Emerging Topics in Computing, vol. 7, no. 2, pp. 281-293, 2019.DOI
16 
M. Khatir and A. Moradi, ``Secure Adiabatic Logic: a Low-Energy DPA-Resistant Logic Style.,'' Cryptology ePrint Archive, Report 2008/123, 2008.URL
17 
S. D. Kumar, H. Thapliyal, and A. Mohammad, ``FinSAL: FinFET based secure adiabatic logic for energy-efficient and DPA resistant IoT devices,'' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 37, no. 1, pp. 110–122, 2018.DOI
18 
B. D. Choi, K. E. Kim, K. S. Chung, and D. K. Kim, ``Symmetric adiabatic logic circuits against differential power analysis,'' ETRI Journal, vol. 32, no. 1, pp. 166–168, 2010.DOI
19 
S. D. Kumar, H. Thapliyal, A. Mohammad, and K. S. Perumalla, ``Design exploration of a symmetric pass gate adiabatic logic for energy-efficient and secure hardware,'' Integration, vol. 58, pp. 369–377, 2017.DOI
20 
H. S. Raghav, V. A. Bartlett, and I. Kale, ``Investigating the effectiveness of without charge-sharing quasi-adiabatic logic for energy efficient and secure cryptographic implementations,'' Microelectronics Journal, vol. 76, pp. 8–21, 2018.DOI
21 
A. J. Banu, A. Prathiba, and V. S. K. Bhaskaran, ``Optimized implementation of PRESENT 8-bit S-box structure in secure adiabatic logic,'' Proc. of IEEE International Conference on Trends in Electronics and Informatics (ICOEI), 2022.DOI
22 
B. P. Bhuvana and V. S. K. Bhaaskaran, ``Positive feedback symmetric adiabatic logic against differential power attack,'' Proc. of 31st International Conference on VLSI Design and 17th International Conference on Embedded Systems (VLSID), pp. 149–154, 2018.DOI
23 
N. Paydavosi, S. Venugopalan, Y. S. Chauhan, J. P. Duarte, S. Jandhyala, and A. M. Niknejad, ``BSIM-SPICE models enable FinFET and UTB IC designs,'' IEEE Access, vol. 1, pp. 201–215, 2013.DOI
24 
M. S. Badran, H. H. Issa, S. M. Eisa, and H. F. Ragai, ``Low leakage current symmetrical dual-k 7 nm trigate bulk underlap FinFET for ultra low power applications,'' IEEE Access, vol. 7, pp. 17256–17262, 2019.DOI
25 
D. Bhattacharya and N. K. Jha, ``FinFETs: From devices to architectures,'' in igitally-Assisted Analog and Analog-Assisted Digital IC Design, Cambridge University Press, pp. 21–55, 2015.DOI
26 
J. P. Colinge and A. Chandrakasan, FinFETs and Other Multi-gate Transistors, Springer Science & Business Media, 2008DOI