Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2026-10 (Vol.26 No.05)
  4. 10.5573/JSTS.2026.26.5.415
XML PDF INFO REF

REFERENCES

1 
M. A. Zidan, J. P. Strachan, and W. D. Lu, “The future of electronics based on memristive systems”, Nat. Electron., vol. 1, no. 1, pp. 22-29, 2018.DOI
2 
A. Sebastian, M. Le Gallo, R. Khaddam-Aljameh, and E. Eleftheriou, “Memory devices and applications for in-memory computing”, Nat. Nanotechnol., vol. 15, no. 7, pp. 529-544, 2020.DOI
3 
D. Ahn, S. Ahn, and T. Na, “Area-optimized and reliable computing-in-memory platform based on STT-MRAM”, J. Semicond. Technol. Sci., vol. 25, no. 1, pp. 56-65, 2025.DOI
4 
D. Ielmini, and H.-S. P. Wong, “In-memory computing with resistive switching devices”, Nat. Electron., vol. 1, no. 6, pp. 333-343, 2018.DOI
5 
P. Mannocci, M. Farronato, N. Lepri, L. Cattaneo, A. Glukhov, Z. Sun, and D. Ielmini, “In-memory computing with emerging memory devices: Status and outlook”, APL Mach. Learn., vol. 1, no. 1, 2023.DOI
6 
B. Kim, W. Jo, S. Kim, S. Um, and H.-J. Yoo, “An 85.7 TOPS/W analog-digital combined in-memory computing accelerator for mixed-precision deep neural networks”, J. Semicond. Technol. Sci., vol. 25, no. 4, pp. 346-354, 2025.DOI
7 
K. Roy, A. Jaiswal, and P. Panda, “Towards spike-based machine intelligence with neuromorphic computing”, Nature, vol. 575, no. 7784, pp. 607-617, 2019.DOI
8 
S. Kim, J. Byun, H. Kim, J. Son, and S. Kim, “Channel-boosted electrochemical RAM with a-IGZO TFT for highly accurate and energy-efficient neural network computation”, IEEE Trans. Electron Devices, vol. 72, no. 7, pp. 3516-3520, 2025.DOI
9 
J. Kang, M. Um, J. Won, J. Kang, S. Hong, N. Han, S. Kim, S. Kim, and H.-M. Lee, “An analog neuromorphic on-chip training system with IGZO TFT-based 6T1C synaptic memory”, IEEE J. Solid-State Circuits, vol. 60, no. 11, pp. 4128-4139, 2025.DOI
10 
M. Um, M. Kang, K. Eom, H. Kwak, K. Noh, J. Lee, J. Son, J. Kwon, S. Kim, and H.-M. Lee, “A multi-bit ECRAM-based analog neuromorphic system with high-precision current readout achieving 97.3% inference accuracy”, IEEE Trans. Biomed. Circuits Syst., vol. 19, no. 3, pp. 590-604, 2025.DOI
11 
J. Choi, B. Lee, J. Byun, H. Kim, S. Kim, J. Lee, H. Kwak, J. Son, and S. Kim, “Highly-efficient and scalable TrioN (3N0C) synaptic cell for analog process-in-memory”, Mater. Horiz., vol. 12, no. 18, pp. 7509-7519, 2025.DOI
12 
W. Wan, R. Kubendran, C. Schaefer, S. B. Eryilmaz, W. Zhang, D. Wu, S. Deiss, P. Raina, H. Qian, B. Gao, S. Joshi, H. Wu, H.-S. P. Wong, and G. Cauwenberghs, “A compute-in-memory chip based on resistive randomaccess memory”, Nature, vol. 608, no. 7923, pp. 504-512, 2022.DOI
13 
M. Le, and S. N. Truong, “Optimizing memristor crossbar for neuromorphic image recognition by introducing a column-wise constant term circuit”, J. Semicond. Technol. Sci., vol. 25, no. 5, pp. 598-609, 2025.DOI
14 
G. Ryu, J. Lee, and M. Kang, “Metal oxide resistive memory modeling with physical current equation”, J. Semicond. Technol. Sci., vol. 25, no. 3, pp. 213-217, 2025.DOI
15 
S. Jung, H. Lee, S. Myung, H. Kim, S. K. Yoon, S.-W. Kwon, Y. Ju, M. Kim, W. Yi, S. Han, B. Kwon, B. Seo, K. Lee, G.-H. Koh, K. Lee, Y. Song, C. Choi, D. Ham, and S. J. Kim, “A crossbar array of magnetoresistive memory devices for in-memory computing”, Nature, vol. 601, no. 7892, pp. 211-216, 2022.DOI
16 
S.-C. Chang, N. Haratipour, S. Shivaraman, C. Neumann, S. Atanasov, J. Peck, N. Kabir, I.-C. Tung, H. Liu, B. Krist, A. Oni, S. Sung, B. Doyle, G. Allen, C. Engel, A. Roy, T. Hoff, H. Li, F. Hamzaoglu, R. Bristol, M. Radosavljevic, B. Turkot, M. Metz, I. Young, J. Kavalieros, and U. Avci, “FeRAM using anti-ferroelectric capacitors for high-speed and high-density embedded memory”, 2021 IEEE International Electron Devices Meeting (IEDM), pp. 33.2.1-33.2.4, 2021.DOI
17 
G. W. Burr, M. J. BrightSky, A. Sebastian, H.-Y. Cheng, J.-Y. Wu, S. Kim, N. E. Sosa, N. Papandreou, H.-L. Lung, H. Pozidis, E. Eleftheriou, and C. H. Lam, “Recent progress in phase-change memory technology”, IEEE J. Emerg. Sel. Top. Circuits Syst., vol. 6, no. 2, pp. 146-162, 2016.DOI
18 
M. Le Gallo, and A. Sebastian, “An overview of phase-change memory device physics”, J. Phys. D Appl. Phys., vol. 53, no. 21, p. 213002, 2020.DOI
19 
G. S. Syed, M. Le Gallo, and A. Sebastian, “Phase-change memory for inmemory computing”, Chem. Rev., vol. 125, no. 11, pp. 5163-5194, 2025.DOI
20 
I. Boybat, M. Le Gallo, S. R. Nandakumar, T. Moraitis, T. Parnell, T. Tuma, B. Rajendran, Y. Leblebici, A. Sebastian, and E. Eleftheriou, “Neuromorphic computing with multi-memristive synapses”, Nat. Commun., vol. 9, no. 1, p. 2514, 2018.DOI
21 
M. Le Gallo, D. Krebs, F. Zipoli, M. Salinga, and A. Sebastian, “Collective structural relaxation in phase-change memory devices”, Adv. Electron. Mater., vol. 4, no. 9, p. 1700627, 2018.DOI
22 
X. Su, Z. Guo, G. Zhang, H. Tsai, and N. Li, “Progress and challenges of phase change memory for in-memory computing”, Curr. Opin. Solid State Mater. Sci., vol. 37, p. 101225, 2025.DOI
23 
W. Zhang, and E. Ma, “Unveiling the structural origin to control resistance drift in phase-change memory materials”, Mater. Today (Kidlington), vol. 41, pp. 156-176, 2020.DOI
24 
V. Joshi, M. Le Gallo, S. Haefeli, I. Boybat, S. R. Nandakumar, C. Piveteau, M. Dazzi, B. Rajendran, A. Sebastian, and E. Eleftheriou, “Accurate deep neural network inference using computational phase-change memory”, Nat. Commun., vol. 11, no. 1, p. 2473, 2020.DOI
25 
M. Le Gallo, R. Khaddam-Aljameh, M. Stanisavljevic, A. Vasilopoulos, B. Kersting, M. Dazzi, G. Karunaratne, M. Brändli, A. Singh, S. M. Müller, J. Büchel, X. Timoneda, V. Joshi, M. J. Rasch, U. Egger, A. Garofalo, A. Petropoulos, T. Antonakopoulos, K. Brew, S. Choi, I. Ok, T. Philip, V. Chan, C. Silvestre, I. Ahsan, N. Saulnier, V. Narayanan, P. A. Francese, E. Eleftheriou, and A. Sebastian, “A 64-core mixed-signal in-memory compute chip based on phase-change memory for deep neural network inference”, Nat. Electron., vol. 6, no. 9, pp. 680-693, 2023.DOI
26 
M. J. Rasch, F. Carta, O. Fagbohungbe, and T. Gokmen, “Fast and robust analog in-memory deep neural network training”, Nat. Commun., vol. 15, no. 1, p. 7133, 2024.DOI
27 
N. Hur, Y. Kim, B. Park, S. Yoon, S. Kim, D.-H. Lim, H. Jeong, Y. Kwon, and J. Suh, “Ultralow-power programmable 3D vertical phase-change memory with heater-all-around configuration”, Small Methods, vol. 9, no. 4, p. e2401381, 2025.DOI
28 
Q. Huo, Y. Yang, Y. Wang, D. Lei, X. Fu, Q. Ren, X. Xu, Q. Luo, G. Xing, C. Chen, X. Si, H. Wu, Y. Yuan, Q. Li, X. Li, X. Wang, M.-F. Chang, F. Zhang, and M. Liu, “A computing-in-memory macro based on threedimensional resistive random-access memory”, Nat. Electron., vol. 5, no. 7, pp. 469-477, 2022.DOI
29 
I.-J. Kim, M.-K. Kim, and J.-S. Lee, “Highly-scaled and fully-integrated 3-dimensional ferroelectric transistor array for hardware implementation of neural networks”, Nat. Commun., vol. 14, no. 1, p. 504, 2023.DOI
30 
J. W. Jeon, B. Park, Y. H. Jang, S. H. Lee, S. Jeon, J. Han, S. K. Ryoo, K. D. Kim, S. K. Shim, S. Cheong, W. Choi, G. Jeon, S. Kim, C. Yoo, J.-K. Han, and C. S. Hwang, “Vertically stackable ovonic threshold switch oscillator using atomic layer deposited Ge0.6Se0.4 film for high-density artificial neural networks”, ACS Appl. Mater. Interfaces, vol. 16, no. 12, pp. 15032-15042, 2024.DOI
31 
H. Tanaka, M. Kido, K. Yahashi, M. Oomura, R. Katsumata, M. Kito, Y. Fukuzumi, M. Sato, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi, and A. Nitayama, “Bit cost scalable technology with punch and plug process for ultra high density flash memory”, 2007 IEEE Symposium on VLSI Technology, pp. 14-15, 2007.DOI
32 
S. Choi, and S. Kim, “V-PCMixer: incorporating 3D vertical phase-change memory based analog in-memory computing in mixer architecture”, Nanoscale, vol. 17, no. 23, pp. 14319-14329, 2025.DOI
33 
S. Ambrogio, P. Narayanan, H. Tsai, R. M. Shelby, I. Boybat, C. di Nolfo, S. Sidler, M. Giordano, M. Bodini, N. C. P. Farinha, B. Killeen, C. Cheng, Y. Jaoudi, and G. W. Burr, “Equivalent-accuracy accelerated neural-network training using analogue memory”, Nature, vol. 558, no. 7708, pp. 60-67, 2018.DOI
34 
B. Murmann, “Mixed-signal computing for deep neural network inference”, IEEE Trans. Very Large Scale Integr. VLSI Syst., vol. 29, no. 1, pp. 3-13, 2021.DOI
35 
S. Cho, S.-T. Lee, S. Kim, and H. Shin, “A more practical indicator of MAC operational power efficiency inside memory-based synapse array”, J. Semicond. Technol. Sci., vol. 24, no. 1, pp. 47-54, 2024.DOI
36 
B. Scellier, and Y. Bengio, “Equilibrium propagation: Bridging the gap between energy-based models and backpropagation”, Front. Comput. Neurosci., vol. 11, p. 24, 2017.DOI
37 
J. Kendall, R. Pantone, K. Manickavasagam, Y. Bengio, and B. Scellier, “Training end-to-end analog neural networks with equilibrium propagation”, arXiv, 2020.DOI
38 
Z. Zhao, S. Clima, D. Garbin, R. Degraeve, G. Pourtois, Z. Song, and M. Zhu, “Chalcogenide ovonic threshold switching selector”, Nanomicro Lett., vol. 16, no. 1, p. 81, 2024.DOI
39 
P. Noé, A. Verdy, F. d'Acapito, J.-B. Dory, M. Bernard, G. Navarro, J.-B. Jager, J. Gaudin, and J.-Y. Raty, “Toward ultimate nonvolatile resistive memories: The mechanism behind ovonic threshold switching revealed”, Sci. Adv., vol. 6, no. 9, p. eaay2830, 2020.DOI
40 
W. Ren, B. Liu, B. Bao, and Z. Song, “Removing overhang and increasing atom re-deposition of sputtering to enable gap-filling scalability”, Surf. Coat. Technol., vol. 353, pp. 309-315, 2018.DOI
41 
Y. K. Lee, C. Yoo, W. Kim, J. W. Jeon, and C. S. Hwang, “Atomic layer deposition of chalcogenides for next-generation phase change memory”, J. Mater. Chem. C Mater. Opt. Electron. Devices, vol. 9, no. 11, pp. 3708-3725, 2021.DOI
42 
D. Ielmini, A. L. Lacaita, and D. Mantegazza, “Recovery and drift dynamics of resistance and threshold voltages in phase-change memories”, IEEE Trans. Electron Devices, vol. 54, no. 2, pp. 308-315, 2007.DOI
43 
M. Boniardi, D. Ielmini, S. Lavizzari, A. L. Lacaita, A. Redael, and A. Pirovano, “Statistics of resistance drift due to structural relaxation in phase-change memory arrays”, IEEE Trans. Electron Devices, vol. 57, no. 10, pp. 2690-2696, 2010.DOI
44 
D. Ielmini, and Y. Zhang, “Analytical model for subthreshold conduction and threshold switching in chalcogenide-based memory devices”, J. Appl. Phys., vol. 102, no. 5, p. 054517, 2007.DOI
45 
J. Lee, S. W. Cho, Y. W. Lee, J. Y. Kwak, J. Kim, Y. Jeong, G. W. Hwang, S. Park, S. Kim, and S. Lee, “Rational engineering of a switching material for an ovonic threshold switching (OTS) device with mitigated electroforming”, J. Mater. Chem. C Mater. Opt. Electron. Devices, vol. 10, no. 47, pp. 18033-18039, 2022.DOI
46 
Sandia National Laboratories, “Xyce parallel electronic simulator, https://xyce.sandia.gov”, 2023.DOI
47 
B. Scellier, “A fast algorithm to simulate nonlinear resistive networks”, Proc. 41st Int. Conf. Mach. Learn. (ICML), Available: https:// proceedings.mlr.press/v235/scellier24a.html., vol. 235, pp. 43477-43503, 2024.URL
48 
W. W. Koelmans, A. Sebastian, V. P. Jonnalagadda, D. Krebs, L. Dellmann, and E. Eleftheriou, “Projected phase-change memory devices”, Nat. Commun, vol. 6, no. 1, p. 8181, 2015.DOI
49 
T. M. Philip, K. W. Brew, N. Li, A. Simon, Z. Liu, I. Ok, P. Adusumilli, I. Saraf, R. Conti, O. Ogundipe, R. R. Robison, N. Saulnier, A. Sebastian, and V. Narayanan, “Design of projected phase-change memory mushroom cells for low-resistance drift”, MRS Bull., vol. 48, no. 3, pp. 228-236, 2023.DOI
50 
S. Kim, N. Sosa, M. BrightSky, D. Mori, W. Kim, Y. Zhu, K. Suu, and C. Lam, “A phase change memory cell with metal nitride liner as a resistance stabilizer to reduce read current noise for MLC optimization”, IEEE Trans. Electron Devices, vol. 63, no. 10, pp. 3922-3927, 2016.DOI
51 
H. Y. Cheng, Z. L. Liu, A. Majumdar, A. Grun, A. Ray, J. Su, M. J. Rasch, F. Carta, L. Gignac, C. Lavoie, C. W. Cheng, M. B. Sky, and H. L. Lung, “State-independent low resistance drift SiSbTe phase change memory for analog in-memory computing applications”, 2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), vol. 366, pp. 1-2, 2024.DOI
52 
N. Bala, B. Khan, K. Singh, P. Singh, A. P. Singh, and A. Thakur, “Recent advances in doped Ge2Sb2Te5 thin film based phase change memories”, Mater. Adv., vol. 4, no. 3, pp. 747-768, 2023.DOI
53 
X. Wu, A. I. Khan, P. Ramesh, C. Perez, K. Kim, Z. Lee, K. Saraswat, K. E. Goodson, H.-S. P. Wong, and E. Pop, “Understanding interfacecontrolled resistance drift in superlattice phase change memory”, IEEE Electron Device Lett., vol. 43, no. 10, pp. 1669-1672, 2022.DOI
54 
K. Ding, J. Wang, Y. Zhou, H. Tian, L. Lu, R. Mazzarello, C. Jia, W. Zhang, F. Rao, and E. Ma, “Phase-change heterostructure enables ultralow noise and drift for memory operation”, Science, vol. 366, no. 6462, pp. 210-215, 2019.DOI
55 
R. L. Bruce, S. G. Sarwat, I. Boybat, C.-W. Cheng, W. Kim, S. R. Nandakumar, C. Mackin, T. Philip, Z. Liu, K. Brew, N. Gong, I. Ok, P. Adusumilli, K. Spoon, S. Ambrogio, B. Kersting, T. Bohnstingl, M. L. Gallo, A. Simon, N. Li, I. Saraf, J.-P. Han, L. Gignac, J. M. Papalia, T. Yamashita, N. Saulnier, G. W. Burr, H. Tsai, A. Sebastian, V. Narayanan, and M. BrightSky, “Mushroom-Type phase change memory with projectionliner: An array-level demonstration of conductance drift and noise mitigation”, 2021 IEEE International Reliability Physics Symposium (IRPS), pp. 1-6, 2021.DOI
56 
N. Li, C. Mackin, A. Chen, K. Brew, T. Philip, A. Simon, I. Saraf, J.-P. Han, S. G. Sarwat, G. W. Burr, M. Rasch, A. Sebastian, V. Narayanan, and N. Saulnier, “Optimization of projected phase change memory for analog in-memory computing inference”, Adv. Electron. Mater., vol. 9, no. 6, 2023.DOI
57 
S. Ambrogio, P. Narayanan, A. Okazaki, A. Fasoli, C. Mackin, K. Hosokawa, A. Nomura, T. Yasuda, A. Chen, A. Friz, M. Ishii, J. Luquin, Y. Kohda, N. Saulnier, K. Brew, S. Choi, I. Ok, T. Philip, V. Chan, C. Silvestre, I. Ahsan, V. Narayanan, H. Tsai, and G. W. Burr, “An analog-AI chip for energy-efficient speech recognition and transcription”, Nature, vol. 620, no. 7975, pp. 768-775, 2023.DOI
58 
A. Shafiee, A. Nag, N. Muralimanohar, R. Balasubramonian, J. P. Strachan, M. Hu, R. S. Williams, and V. Srikumar, “ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars”, 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), 2016.DOI
59 
A. Ankit, I. E. Hajj, S. R. Chalamalasetti, G. Ndu, M. Foltin, R. S. Williams, P. Faraboschi, W.-M. W. Hwu, J. P. Strachan, K. Roy, and D. S. Milojicic, “PUMA: A Programmable Ultra-efficient Memristor-based Accelerator for Machine Learning Systematic Design”, Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems. New York, NY, USA, 2019.DOI
60 
H. Hong, Z. Du, M. Jiang, R. Mao, Y. Ren, F. Li, W. Mao, M. Peng, W. Zhang, Z. Liu, C. Li, and N. Wong, “Memristor-based adaptive analog-to-digital conversion for efficient and accurate compute-in-memory”, Nat. Commun., vol. 16, no. 1, p. 9749, 2025.DOI