Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2026-02 (Vol.26 No.01)
  4. 10.5573/JSTS.2026.26.1.60
XML PDF INFO REF

REFERENCES

1 
Lu Y. , Alon E. , 2013, Design techniques for a 66 Gb/s 46 mW 3-tap decision feedback equalizer in 65 nm CMOS, IEEE Journal of Solid-State Circuits, Vol. 48, No. 12, pp. 3243-3257DOI
2 
Roshan-Zamir A. , Iwai T. , Fan Y.-H. , Kumar A. , Yang H.-W. , Sledjeski L. , Hamilton J. , Chandramouli S. , Aude A. , Palermo S. , 2019, A 56-Gb/s PAM4 receiver with low-overhead techniques for threshold and edge-based DFE FIR- and IIR-tap adaptation in 65-nm CMOS, IEEE Journal of Solid-State Circuits, Vol. 54, No. 3, pp. 672-684DOI
3 
Wang D. , Wang Z. , Xu H. , Wang J. , Zhao Z. , Zhang C. , Wang Z. , Chen H. , 2022, A 56-Gbps PAM-4 wireline receiver with 4-tap direct DFE employing dynamic CML comparators in 65 nm CMOS, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 69, No. 3, pp. 1027-1040DOI
4 
Prusty S. K. , Surya V. K. , Wary N. , 2024, Energy efficient integrated summer and latch-based DFE with reduced tap loading, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 71, No. 4, pp. 1779-1783DOI
5 
Roshan-Zamir A. , Elhadidy O. , Yang H.-W. , Palermo S. , 2017, A reconfigurable 16/32 Gb/s dual-mode NRZ/PAM4 SerDes in 65-nm CMOS, IEEE Journal of Solid-State Circuits, Vol. 52, No. 9, pp. 2430-2447DOI
6 
Schinkel D. , Mensink E. , Klumperink E. A. M. , van Tuijl E. , Nauta B. , 2007, A double-tail latch-type voltage sense amplifier with 18 ps setup+hold time, Proc. of 2007 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 314-315Google Search
7 
Lee D. , Lee D. , Kim Y.-H. , Kim L.-S. , 2019, A 0.9-V 12-Gb/s two-FIR-tap direct DFE with feedback-signal common-mode control, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 27, No. 3, pp. 724-728DOI
8 
Son S. , Kim H. , Park M.-J. , Kim K.-H. , Chen E.-H. , Leibowitz B. S. , Kim J. , 2013, A 2.3-mW, 5-Gb/s low-power decision-feedback equalizer receiver front-end and its two-step, minimum bit-error-rate adaptation algorithm, IEEE Journal of Solid-State Circuits, Vol. 48, No. 11, pp. 2693-2704DOI
9 
Lee D. , Lee D. , Kim Y.-H. , Jeon H.-K. , Kim B.-G. , Kim L.-S. , 2020, A 10.8 Gb/s quarter-rate 1 FIR 1 IIR direct DFE with non-time-overlapping data generation for 4:1 CMOS clockless multiplexer, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 67, No. 1, pp. 67-71DOI
10 
Chen K.-C. , Kuo W. W.-T. , Emami A. , 2021, A 60-Gb/s PAM4 wireline receiver with 2-tap direct decision feedback equalization employing track-and-regenerate slicers in 28-nm CMOS, IEEE Journal of Solid-State Circuits, Vol. 56, No. 3, pp. 750-762DOI