Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2025-08 (Vol.25 No.04)
  4. 10.5573/JSTS.2025.25.4.406
XML PDF INFO REF

References

1 
M. Dworkin, E. Barker, J. Nechvatal, J. Foti, L. Bassham, E. Roback, and J. Dray, Advanced Encryption Standard (AES), Federal Inf. Process. Stds. (NIST FIPS), National Institute of Standards and Technology, Gaithersburg, MD, 2001.URL
2 
L. K. Grover, ``A fast quantum mechanical algorithm for database search,'' Proc. of the Twenty-eighth Annual ACM Symposium on Theory of Computing, pp. 212-219, 1996.DOI
3 
C.-C. Lu and S.-Y. Tseng, ``Integrated design of AES (Advanced Encryption Standard) encrypter and decrypter,'' Proc. of IEEE International Conference on Application- Specific Systems, Architectures, and Processors, San Jose, CA, USA, pp. 277-285, 2002.DOI
4 
B. Rashidi and B. Rashidi, ``Implementation of an optimized and pipelined combinational logic Rijndael S-box on FPGA,'' International Journal of Computer Network and Information Security (IJCNIS), vol. 5, no. 1, pp. 41-48, 2013.DOI
5 
C. -Y. Li, C. -F. Chien, J. -H. Hong and T. -Y. Chang, ``An Efficient Area-Delay Product Design for MixColumns/InvMixColumns in AES,'' Proc. of IEEE Computer Society Annual Symposium on VLSI, Montpellier, France, pp. 503-506, 2008.DOI
6 
R. Ueno et al., ``High throughput/gate AES hardware architectures based on datapath compression,'' IEEE Transactions on Computers, vol. 69, no. 4, pp. 534-548, April 2020.DOI
7 
S. Sawataishi, R. Ueno, and N. Homma, ``Unified hardware for high-throughput AES-based authenticated encryptions,'' IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 9, pp. 1604-1608, September 2020.DOI
8 
S. Lu, et al., ``A 1.25pJ/bit 0.048mm$^2$ AES core with DPA resistance for IoT devices,'' Proc. of IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 65-68, 2017.DOI
9 
Y. Zhang, K. Yang, M. Saligane, D. Blaauw, and D. Sylvester, ``A compact 446 Gbps/W AES accelerator for mobile SoC and IoT in 40 nm,'' Proc. of IEEE Symposium on VLSI Circuits (VLSI-Circuits), Honolulu, HI, pp. 1-2, 2016.DOI