# **Optimization of FinFET's Fin Width and Height with Self-heating Effect**

Gyeong Jae Lee<sup>1</sup>, Yoon Jun Kwon<sup>1</sup>, Young Suh Song<sup>2</sup>, Hyunwoo Kim<sup>3,\*</sup>, and Jang Hyun Kim<sup>1,\*</sup>

Abstract—In this paper, we investigated the optimization of the fin width and height with an effective width of 40 nm under the conditions considering self-heating effect (SHE) through TCAD simulation. To ensure the reliability, calibration is performed with transfer curves based on experimental data. We demonstrate the region of device characteristic inversion caused bv the difference in thermal resistance based on the variation in the area of heat dissipation for various fin widths. As a result, it is found that a fin width of 10 nm, which is neither too narrow nor too wide, is less affected by SHE.

*Index Terms*—FinFET, SHE, Lattice temperature, thermal conductivity, thermal resistance

## **I. INTRODUCTION**

The advancement of semiconductor process technology enables the design of integrated circuits and leads to scaling down of metal-oxide-semiconductor field effect transistor (MOSFET) for better performance and higher integration density [1]. However, MOSFET has the side effects such as short-channel effects (SCEs) and reliability issues by scaling down. To retain the reliability of device and overcome the SCEs, the multi-gate FETs such as FinFET have been developed for the advanced technology nodes [2]. FinFET has great control on SCE as it is surrounded by gate from three sides [3, 4]. FinFET structures can suppress the SCEs and improve the device performance [5]. By these advantages, FinFET technology has been improved and applied in lots of products. Even though FinFET has good performance, the reliability issues have been reported. In particular, self-heating effect (SHE), which deteriorates the thermal characteristics and electrical performance [6, 7], is emerging as the modern structures are adapted. Therefore, the studies about the effect of the SHE on the FinFET is needed. The SHE can cause the degradation in carrier mobility by lattice scattering [8]. It results the decrease in on current  $(I_{on})$  and transconductance  $(g_m)$  by scaling down and application of FinFET [9, 10]. In addition, the SHE causes the side effects such as the hot carrier injection effect (HCI), metallization lifetimes of circuit and negative-bias temperature instability (NBTI) [11-13]. The SHE comes from the lowered thermal conductance in device [14]. The major factors influencing the thermal characteristics are the thermal conductivity and the device dimension. Especially, FinFET structure has lower thermal conductance compared to planar structure, as the fin is surrounded by the gate dielectric materials such as SiO<sub>2</sub> (1.4 W/m·K) and HfO<sub>2</sub> (2.3 W/m·K) which have the lower thermal conductivity than Si (25 W/m·K) [15, Therefore, considering the higher thermal 16]. conductance of device is desired to suppress the SHE [17, 18]. However, it is very challenging to alternate the materials with high conductivity. Therefore, the fin dimension modulation is considered to ensure the higher

Manuscript received Feb. 1, 2024; reviewed Mar. 29, 2024; accepted May 8, 2024

<sup>&</sup>lt;sup>1</sup>Department of Electrical Engineering, Ajou University, Suwon-si, Gyeonggi-do, Korea 16499

<sup>&</sup>lt;sup>2</sup>Department of Electrical and Computer Engineering, Seoul National University, Seoul 08826, Korea

<sup>&</sup>lt;sup>3</sup>Department of Electrical and Electronic Engineering, Konkuk

University Seoul 05029, Korea

E-mail : kimhyunwoo@konkuk.ac.kr, janghyun@ajou.ac.kr

Gyeong Jae Lee and Yoon Jun Kwon contributed equally to this work. Jang Hyun Kim and Hyunwoo Kim contributed equally to this work.

thermal conductance. In addition, it is necessary to consider that the fin dimension also affects the electric characteristics. The narrower fin width can reduce the subthreshold swing (SS) and SCEs [19]. But it results the increase of source/drain resistance as the narrower fin width [20]. In conclusion, the narrower fin width has the better current characteristics [21, 22]. However, thermal conductance decreases as the fin width becomes narrow. Thus, it needs to investigate the side effect of narrowing the fin width, SHE, and optimize the fin width and height ratio to suppress the SHE and improve the device performance in both current and thermal characteristics.

To increase the current of FinFET, the effective width extension can be considered. To extend the fin width or height can be considered. However, if the fin width is extended, the device performance degrades, and if the fin height increases, there are restrictions on the process. Therefore, the multiple FinFETs are operated in parallel to increase the current [23]. For the multiple FinFETs, it is important to optimize the electro and thermal characteristics of the device.

In this study, we split the fin width and height to investigate the trade-off between the SHE and the device performance. The current degradation was compared in each structure for the presence or absence of the SHE. The narrower fin width with a little current degradation can have the best performance while managing thermal characteristics. The fin effective width is fixed at 40 nm to compare at the same Weff and L ratio. The examples of FinFET which effective width is fixed at 40 nm and the split of fin width and height is shown in Fig. 1(c). The 3D schematic of FinFET is described in Fig. 1(a). For the structure of device, bulk FinFET is adopted to ensure the heat dissipation path showed as the heat flux concept diagram in Fig. 1(b). The generated heat at drain side can be diffused to bulk side [24]. By using bulk FinFET, it can verify the distinct difference about thermal conductance.

## **II. SIMULATION SETUP AND CALIBRATION**

In this research, since it is difficult to measure the SHE in nanoscale, study was performed by 3D technology computer-aided design (TCAD) simulation tool, Synopsys Sentaurus [25]. Fig. 2(a) shows the overall analysis process in this research. To obtain the reliability



**Fig. 1**. (a) 3D schematic of FinFET simulated in TCAD; (b) Heat flux in the cross section of FinFET; (c) The examples of a cross section of FinFET which effective width is fixed at 40 nm.

of the simulation, the device with the same electric and thermal characteristics are analyzed through the current matching of actual FinFET data. Intel's 14 nm node bulk FinFET is adopted for the reference device which fin effective width is 92 nm [26]. To ensure the same performance through the simulation, the calibration is performed as shown in Fig. 2(b) which has good matching with the reference data. To evaluate the thermal characteristics, not only the current calibration but thermal calibration is performed as shown in Fig. 2(c) which reference device is SOI-MOSFET which channel length is 45 nm and normalized thermal resistance is  $102.4 \times 10^3 \,\mu m \cdot K/W$  [27]. It also shows good matching with reference data.

The various mobility models are adopted such as phumob and Enormal (Lombardi) to consider coulomb, phonon and surface roughness scattering. In addition, for better accuracy, the nonlocal band-to-band tunneling (BTBT), Shockley-Read-Hall recombination (SRH), avalanche breakdown and quantum potential models are also adopted. To compare the thermal characteristics of SHE on and SHE off, the thermodynamic and the Fermi models are adapted for each simulation. Table 1 shows the parameters and geometries of the FinFET structure



**Fig. 2.** (a) Workflow for the analysis of bulk FinFET under each structure; (b) Calibration curve of 14nm FinFET with experimental data; (c)  $\triangle T$  vs. Power consumption per effective width of FinFET.

Table 1. Device parameters for simulation

Parameter	Value
Channel length	20 nm
Effective width	40 nm
EOT	0.5 nm
Source/Drain length	50 nm
Length of sidewall	10 nm
Gate dielectric	22 nm (HfO <sub>2</sub> )
Spacer dielectric	7.5 (Si <sub>3</sub> N <sub>4</sub> )
Channel concentration	$10^{15} \text{ cm}^{-3}$
Substrate concentration	$10^{18} \text{ cm}^{-3}$
Source/Drain concentration	$10^{21} \text{ cm}^{-3}$

[28]. To compare the current and thermal characteristics for the fin width and height ratio, we split the fin width and height into five kinds which the effective width is fixed at 40 nm. For each structure, transfer curve is extracted and compared about SHE on and SHE off. The thermal analysis is also performed to analyze the thermal characteristics by using the thermodynamic simulation.

## **III. RESULTS AND DISCUSSION**

Fig. 3(a) and (b) present the thermal characteristics of two devices with Fin widths of 4 nm and 18 nm,



 $V_{g} = V_{D} = 0.7V$ , Temperature = 331.73K, Power = 22.2 $\mu$ W

(b)  $W_{Fin} = 18nm, H_{Fin} = 11nm$ 



Fig. 3. Finfet lattice temperature at  $V_G = V_D = 0.7$  V: (a)  $W_{fin} = 4$  nm,  $H_{fin} = 18$  nm; (b)  $W_{fin} = 18$  nm,  $H_{fin} = 11$  nm.



Fig. 4. The heat flux of the device at  $W_{fin} = 4 \text{ nm}$ ,  $H_{fin} = 18 \text{ nm}$ .

respectively. The highest temperatures were measured near the top of the drain and channel regions. Applying a voltage of 0.7 V to both the gate and drain in each structure, the power consumption and heat generation were measured. In Fig. 3(a), lattice temperature of 331.73 K is measured, while Fig. 3(b) for the wider fin width showed a significantly lower temperature of 315.09 K. Fig. 4 shows the heat flux and diffusion rate for the device with fin width of 4 nm. The heat generated in channel at the drain side is diffused towards the source, drain, gate and substrate side. The heat flux toward the gate is the smallest at 8.85 % and toward the drain is the largest at 39.88 %. The others of 51.27 % are diffused to the source and substrate sides along the Si fin. This is



Fig. 5. Variation of output parameters of FinFET under various fin width: (a)  $I_{on}$ ; (b)  $I_{off}$ ; (c) on-off current ratio; (d) DIBL; (e) Subthreshold swing (SS); (f)  $R_{th}$  and lattice temperature.

primarily due to the significantly higher thermal conductivity of  $HfO_2$  compared to Si. Therefore, the area from the drain to the source and substrate sides is a major factor in the thermal characteristic. Referring to Fig. 3 and 4, it is evident that the wider path through which heat is diffused to the substrate from the drain, the more efficient heat dissipates. Upon comparing Fig. 3(a) and (b), the narrower heat dissipation path in the Fig. 3(a) structure resulted in a higher measured lattice temperature due to its short width. To make a more accurate comparison, thermal resistance was extracted. As the Fin width increased, thermal resistance decreased, indicating improved heat dissipation. This aligns with the detailed explanation referred in Fig. 5.

To compare the  $I_{on}$  for different fin widths,  $V_{th}$  normalization was carried out by the gate overdrive 0.5 V. In Fig. 5(a), as the fin width increases from 4 nm, the  $I_{on}$  increases and has a peak value at 10 nm, then decreases and has the lowest  $I_{on}$  value at 18 nm. The narrower the fin width, the better the gate controllability as it forms a fully depleted fin, which should increase  $I_{on}$ , but the peak  $I_{on}$  at 10 nm can be explained by the quantum confinement effect. Given that our devices

operate at the nano scale, the quantum confinement effect becomes influential [29, 30]. Fin widths of 4 nm and 6 nm, being devices with dimensions less than 10 nm, exhibit vulnerability to the quantum confinement effect which makes the band-gap wider, resulting in a reduction in current. We also investigated the impact of the SHE at device. Case of the fin width of 10 nm demonstrates the lowest decrease at 9.54 % with SHE. In Fig. 5(a), for fin widths of 4 nm and 6 nm, the area for the dissipation of heat is restricted. Therefore, in devices with fin widths less than 10 nm, the influence of SHE deteriorates device characteristics.

For devices with fin widths larger than 10 nm, heat dissipation is more effective, but the lower gate controllability in this case results in a significant impact even with a small amount of heat. Fig. 5(b) reveals a monotonic trend in  $I_{off}$  under difference of the fin width regardless of SHE. In the process of extracting the  $I_{off}$  from this graph, we normalized the threshold voltage of each of the five FinFET configurations in the process of extracting the  $I_{off}$  of the device is significantly influenced by the trend of subthreshold swing (SS). SS was extracted as the voltage

difference at the points where the  $I_{off}$  values were 0.9 nA/µm and 9 nA/µm. Examining the Fig. 5(e), smaller fin width results in lower SS values. Similarly, in the same context, the  $I_{off}$  also decreases with narrower fin width. We also investigated the impact of the SHE at device. For all cases except fin width 18 nm, the  $I_{off}$  decreases when SHE is on. Furthermore, in the case of a fin width of 10 nm, the most significant reduction was observed. However, the magnitude is around 1 %, and the quantitative value is on the order of nA/µm, indicating an extremely minimal effect. Even though with SHE on, the phenomenon occurs due to the lattice temperature converging to nearly 300 K under the conditions of  $V_{\rm G} = 0$  V and  $V_{\rm D} = 0.7$  V.

To compare on-off current ratio, Fig. 5(c) was extracted as the ratio of  $I_{\rm on}$  and  $I_{\rm off}$  normalized by  $V_{\rm th}$ . In the case of SHE off, the 4 nm fin width device had the highest on-off current ratio, but in the SHE on case, the 10 nm device exhibited the highest ratio, reversing the trend. The degradation because SHE at fin width of 10 nm was minimal and creating a region of reversal in the quantified characteristic values. For fin width larger than 10 nm, both the quantified values of the on-off current ratio and the device degradation by SHE worsened. To compare DIBL, we applied drain voltage of 0.7 V and 0.05 V, respectively, and extracted  $V_{\rm th}$  using the constant current method. The quantitative values of DIBL increased as fin width expanded, primarily influenced by gate controllability. We investigate the impact of SHE on the device. In Fig. 5(d), fin widths below 10 nm improve the DIBL characteristics, especially with a 3.25 % performance enhancement at 10 nm. In contrast, for 14 nm and 18 nm devices, the DIBL characteristics deteriorated. The narrower fin width, the higher lattice temperature is generated, due to lower thermal conductance. It is shown at Fig. 5(f). At the narrowest width, 4 nm, shows the highest lattice temperature of 332 K. At thermal resistance, it is higher when the dimension has the narrower fin width. It is remarkable that the fin width at 10 nm has similar lattice temperature with 6 nm, but it has the lower thermal resistance. Despite the presence of higher current drive, the wider area towards the source and substrate results in lower thermal resistance, allowing for maintaining a similar lattice temperature. In particular, considering that multiple FinFETs are operated in parallel to increase the current level., it is important to optimize the electro and thermal characteristics of device. Therefore, the device with 10 nm fin width has the most efficient thermal characteristics. It is important to adopt the proper fin width considering thermal characteristics induced by the SHE.

### **IV. CONCLUSIONS**

The current and thermal characteristics of the FinFET were investigated by varying the fin width. By decreasing the fin width, the device performance such as subthreshold swing is improved. However thermal resistance increases resulting the increase of the lattice temperature as narrower fin width disturbs the heat to be diffused to source and substrate side. In particular, considering that multiple FinFETs are operated in parallel to increase the current level, it is important to optimize the electro and thermal characteristics of device. In this research, fin width with 10 nm shows the best performance. It is necessary to adopt the proper fin width considering thermal characteristics induced by the SHE.

## **ACKNOWLEDGEMENTS**

This research was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea Government (MSIT) under Grant NRF-2022R1A2C1093201 RS-2024-00406652. and Additionally, this work was supported by the Technology Innovation Program (20026440, Development of eGaN HEMT Device Advancement Technology using GaN Standard Modeling Technology (ASM)) funded by the Ministry of Trade, Industry & Energy (MOTIE). The EDA tool was supported by the IC Design Education Center (IDEC), Korea.

### REFERENCES

- R. R. Schaller, "Moore's law: past, present and future," *IEEE Spectrum*, Vol. 34, No. 6, pp. 52-59, Jun., 1997.
- [2] A. Khakifirooz and D. A. Antoniadis, "MOSFET Performance Scaling—Part II: Future Directions," *Electron Devices, IEEE Transactions on*, Vol. 55, No. 6, pp. 1401-1408, Jun., 2008.

- [3] Vadthiya Narendar, R.A. Mishra, "Analytical modeling and simulation of multigate FinFET devices and the impact of high-k dielectrics on short channel effects (SCEs)," *Superlattices and Microstructures*, Vol. 85, pp. 357-369, Sep., 2015.
- [4] A. Kumar and S. S. Singh, "Optimizing FinFET parameters for minimizing short channel effects," *Communication and Signal Processing*, 2016, *ICCSP 2016*, 2016 IEEE International Conference on, 6-8,1448-1451, Apr., 2016.
- [5] A. Gill, C. Madhu and P. Kaur, "Investigation of short channel effects in Bulk MOSFET and SOI FinFET at 20nm node technology," *Annual IEEE India Conference, 2015, INDICON 2015*, 17-20,1-4, Dec., 2015.
- [6] V. A. Chhabria and S. S. Sapatnekar, "Impact of Self-heating on Performance and Reliability in FinFET and GAAFET Designs," *Quality Electronic Design, ISQED 2019, 20th International Symposium on,* 6-7, pp. 235-240, Mar., 2019.
- [7] S. E. Liu et al., "Self-heating effect in FinFETs and its impact on devices reliability characterization," *IEEE International Reliability*, 2014, Physics Symposium, 1-5, pp. 4A.4.1-4A.4.4, Jun., 2014.
- [8] A.K. Goel, T.H. Tan, "High-temperature and selfheating effects in fully depleted SOI MOSFETs," *Microelectronics Journal*, Vol. 37, No. 9, pp. 963-975, Sep., 2006.
- [9] J. Jeon, H. -S. Jhon and M. Kang, "Investigation of Electrothermal Behaviors of 5-nm Bulk FinFET," *Electron Devices, IEEE Transactions on*, Vol. 64, No. 12, pp. 5284-5287, Dec., 2017.
- [10] T. Takahashi, T. Matsuki, T. Shinada, Y. Inoue and K. Uchida, "Direct Evaluation of Self-Heating Effects in Bulk and Ultra-Thin BOX SOI MOSFETs Using Four-Terminal Gate Resistance Technique," *Electron Devices Society, IEEE Journal of*, Vol. 4, No. 5, pp. 365-373, Sep., 2016.
- [11] N. Sano, M. Tomizawa and A. Yoshii, "Temperature dependence of hot carrier effects in short-channel Si-MOSFETs," *Electron Devices, IEEE Transactions on*, Vol. 42, No. 12, pp. 2211-2216, Dec. 1995.
- [12] B. K. Liew, N. W. Cheung and C. Hu, "Effects of self-heating on integrated circuit metallization lifetimes," *Electron Devices Meeting, International Technical Digest on*, pp. 323-326, 1989.

- [13] Dieter K. Schroder, Jeff A. Babcock, "Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing," J. *Appl. Phys*, Vol. 94, No. 1, pp. 1–18, Jul, 2003.
- [14] L. T. Su, J. E. Chung, D. A. Antoniadis, K. E. Goodson and M. I. Flik, "Measurement and modeling of self-heating in SOI nMOSFET's," *Electron Devices, IEEE Transactions on*, Vol. 41, No. 1, pp. 69-75, Jan., 1994.
- [15] Y. Zhao and Y. Qu, "Impact of Self-Heating Effect on Transistor Characterization and Reliability Issues in Sub-10 nm Technology Nodes," *Electron Devices Society, IEEE Journal of*, Vol. 7, pp. 829-836, Apr., 2019.
- [16] D. Jang et al., "Self-heating on bulk FinFET from 14nm down to 7nm node," *IEEE International Electron Devices Meeting*, 2015, *IEDM 2015*, 7-9, pp. 11.6.1-11.6.4, Dec,. 2015.
- [17] C. Prasad, S. Ramey and L. Jiang, "Self-heating in advanced CMOS technologies," *IEEE International Reliability Physics Symposium*, 2017, IRPS 2017, 2-6, pp. 6A-4.1-6A-4.7, Apr., 2017.
- [18] C. Fiegna, Y. Yang, E. Sangiorgi and A. G. O'Neill, "Analysis of Self-Heating Effects in Ultrathin-Body SOI MOSFETs by Device Simulation," *Electron Devices, IEEE Transactions on*, Vol. 55, No. 1, pp. 233-244, Jan., 2008.
- [19] K. -L. Lee, R. -Y. He, H. -W. Huang, C. -C. Yeh, I. -H. Li and O. Cheng, "A study of fin width effect on the performance of FinFET," Physical and Failure Analysis of Integrated Circuits, 2015 IEEE 22nd International Symposium on, 29 June-2 July, pp. 503-504, 2015.
- [20] A. Dixit, A. Kottantharayil, N. Collaert, M. Goodwin, M. Jurczak and K. De Meyer, "Analysis of the parasitic S/D resistance in multiple-gate FETs," *Electron Devices, IEEE Transactions on*, Vol. 52, No. 6, pp. 1132-1140, Jun., 2005.
- [21] Boukortt, N. et al., "Effects of varying the fin width, fin height, gate dielectric material, and gate length on the DC and RF performance of a 14-nm SOI FinFET structure," *Electronics*, Vol. 11, No. 1, p. 91, Dec., 2021.
- [22] C. -L. Lin et al., "Effects of Fin Width on Device Performance and Reliability of Double-Gate n-Type FinFETs," *Electron Devices, IEEE Transactions on*, Vol. 60, No. 11, pp. 3639-3644,

Nov., 2013.

- [23] Garg S, Gupta TK. FDSTDL: Low-power technique for FinFET domino circuits." Int J Circ Theor Appl., Vol. 47, No. 6, pp. 917-940, 2019.
- [24] U. S. Kumar and V. R. Rao, "A Thermal-Aware Device Design Considerations for Nanoscale SOI and Bulk FinFETs," *Electron Devices, IEEE Transactions on*, Vol. 63, No. 1, pp. 280-287, Jan., 2016.
- [25] TCAD Sentaurus Manual.
- [26] S. Natarajan et al., "A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 μm2 SRAM cell size," 2014 IEEE International Electron Devices Meeting, 15-17, pp. 3.7.1-3.7.3, Dec., 2014
- [27] T. Takahashi, T. Matsuki, T. Shinada, Y. Inoue and K. Uchida, "Comparison of self-heating effect (SHE) in short-channel bulk and ultra-thin BOX SOI MOSFETs: Impacts of doped well, ambient temperature, and SOI/BOX thicknesses on SHE," 2013 IEEE International Electron Devices Meeting, 9-11, pp. 7.4.1-7.4.4, Dec., 2013.
- [28] J. Sun, X. Li, Y. Sun and Y. Shi, "Impact of Geometry, Doping, Temperature, and Boundary Conductivity on Thermal Characteristics of 14-nm Bulk and SOI FinFETs," *Device and Materials Reliability, IEEE Transactions on*, Vol. 20, No. 1, pp. 119-127, Mar., 2020.
- [29] Maity, N.P., Maity, R., Maity, S. et al. "Comparative analysis of the quantum FinFET and trigate FinFET based on modeling and simulation," *Journal of Computational Electronics*, Vol. 18, pp. 492-499, Jan., 2019.
- [30] X. He et al., "Impact of aggressive fin width scaling on FinFET device characteristics," *IEEE International Electron Devices Meeting*, 2017, *IEDM 2017*, 2-6, pp. 20.2.1-20.2.4, Dec., 2017.



**Gyeong Jae Lee** was born in Daegu, Korea, in 1999. He received the B.S. degree in the in the Department of Electronic Engineering from Ajou University, Korea, from 2018 to 2024. His research interests include advanced logic semiconductor



Yoon Jun Kwon was born in Yong-In, Korea, in 1998. He received the B.S. degree in the Department of Electronic Engineering from Ajou University, Korea, from 2018 to 2024. His research interests include the advanced logic semiconductor

devices.



**Young Suh Song** received his B.S. and M.S. degrees in electrical and computer engineering from Seoul National University (SNU) in 2018 and 2024, respectively. From June 2020 to Aug. 2021, he worked as full-time lecturer in the Department

of Computer Science at Korea Military Academy. Subsequently, he worked as an Assistant Professor in the Department of Computer Science at Korea Military Academy, from Sep. 2021 to May 2023. His current research interests have included thermal management of semiconductor (also known as self-heating effect, SHE), 2D materials (MoS2, WSe2, hBN, etc.), CMOS, graphene, CNT, III-V devices, and high electron mobility transistor. He has authored and co-authored over 40 research papers in journals and conferences including IEEE Transactions on Electron Devices (IEEE TED), IEEE Journal of the Electron Devices Society (IEEE JEDS), IEEE International Reliability Physics Symposium (IEEE IRPS), and IEEE Electron Devices Technology & Manufacturing Conference (IEEE EDTM). He served as technical committee in IEEE International Conference on Circuits, Systems and Simulations (IEEE ICCSS), in 2022. He has also served as guest speaker in the universities including VIT-AP University and VIT-Chennai UNIVERSITY (India) in 2022, and NIT Delhi in 2023. He received the "Best Paper" Award from "the Institute of Electronics and Information Engineers (IEIE)" in 2021 and "IEEE ICCSS" in 2022.



Hyunwoo Kim received the B.S. degree from the Kyungpook National University (KNU), Daegu, South Korea, in 2008, and the M.S. and Ph.D. degrees in electrical engineering from Seoul National University (SNU), Seoul, in 2010

and 2015, respectively. From 2015 to 2021, he worked as a senior researcher at Samsung Electronics, Hwaseong, Korea. From 2021 to 2023, he worked for the School of Electronic and Electrical Engineering, Hankyong National University (HKNU), Anseong, Korea. Since 2023, he has been a faculty member at Konkuk University (KU), Seoul, Korea, where he is an Assistant Professor in the Department of Electrical and Electronics Engineering. His current research interests include low power device/circuit application, compact modeling, and reliability analysis.



Jang Hyun Kim completed his Bachelor's degree in Electrical and Electronic Engineering at KAIST (Korea Advanced Institute of Science and Technology) from March 2005 to August 2009. He then pursued his Master's degree in Dept. of Electrical

and Computer Engineering at Seoul National University, from September 2009 to August 2011. Continuing his academic journey, he obtained his Doctorate degree in Dept. of Electrical and Computer Engineering. After completing his education, Jang Hyun Kim worked as a Development Researcher for DRAM (Dynamic Random-Access Memory) at SK hynix from September 2016 to February 2020. Subsequently, he served as an Assistant Professor in the Department of Electrical Engineering at Pukyong National University from March 2020 to February 2023. Currently, he holds the position of Assistant Professor in the Department of Electronic Engineering at Ajou University, starting from February 2023. His current research interests include logic semiconductor devices and power semiconductor devices.